Anand270294 / AES-encryption-VSLI
EE4415 Project : AES Verilog
☆9Updated 6 years ago
Alternatives and similar repositories for AES-encryption-VSLI:
Users that are interested in AES-encryption-VSLI are comparing it to the libraries listed below
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- System Verilog using Functional Verification☆10Updated last year
- ☆16Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- Architectural design of data router in verilog☆29Updated 5 years ago
- ☆43Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- ☆16Updated last year
- Maven Silicon Project☆17Updated 6 years ago
- ☆27Updated 11 months ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆13Updated 6 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆44Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆35Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆27Updated 7 years ago
- ☆17Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- ☆16Updated last year
- ☆17Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- Verilog Project☆10Updated 3 years ago