EE4415 Project : AES Verilog
☆10Apr 25, 2019Updated 7 years ago
Alternatives and similar repositories for AES-encryption-VSLI
Users that are interested in AES-encryption-VSLI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 6 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- [PACIS 2024] The official repo for the paper: "Phase Space Reconstructed Neural Ordinary Differential Equations Model for Stock Price For…☆10May 21, 2025Updated last year
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- A Quantum State Fidelity based Generative Adversarial Network☆20Oct 18, 2021Updated 4 years ago
- AES implementation in MATLAB☆12Nov 15, 2016Updated 9 years ago
- Repository for the course "Sensor Fusion and Non-Linear Filtering" - SSY345 at Chalmers University of Technology☆13May 19, 2019Updated 7 years ago
- openai-gym style RL benchmark for interconnection network congestion control study☆17May 12, 2022Updated 4 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Docker image to build personal website with resume☆11Jun 8, 2026Updated last month
- python library for 2d homographies☆15Jan 22, 2021Updated 5 years ago
- ☆13May 15, 2024Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- course design☆23Feb 28, 2018Updated 8 years ago
- Optimize QAOA circuits for graph maxcut using tensorflow☆31Nov 21, 2018Updated 7 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Advanced Machine Learning and Signal Processing IBM☆18Sep 6, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆16Mar 27, 2024Updated 2 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 4 years ago
- ☆22Oct 5, 2024Updated last year
- ☆11Feb 11, 2019Updated 7 years ago
- 16 bit CPU created in Vivado with Verilog☆22Jun 30, 2022Updated 4 years ago
- Implementation of Zhang's camera calibration method.☆13Jan 4, 2021Updated 5 years ago
- AES加密解密算法的Verilog实现☆71Jan 17, 2016Updated 10 years ago