Anand270294 / AES-encryption-VSLI
EE4415 Project : AES Verilog
☆9Updated 5 years ago
Alternatives and similar repositories for AES-encryption-VSLI:
Users that are interested in AES-encryption-VSLI are comparing it to the libraries listed below
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 5 years ago
- ☆16Updated 10 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆53Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆14Updated 3 years ago
- Architectural design of data router in verilog☆28Updated 5 years ago
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆38Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆26Updated 5 years ago
- ☆16Updated last year
- ☆16Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆23Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆17Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Maven Silicon Project☆17Updated 6 years ago
- AXI Interconnect☆47Updated 3 years ago
- UVM Testbench for synchronus fifo☆16Updated 4 years ago
- ☆17Updated 9 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆80Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆38Updated 4 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆13Updated 6 years ago
- ☆40Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Synchronous FIFO Testbench☆10Updated 2 years ago
- ☆16Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- Verification IP for APB protocol☆56Updated 4 years ago