kshitij1489 / Graph-Partitioning

Related projects ⓘ

Alternatives and complementary repositories for Graph-Partitioning

• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆58Updated 3 weeks ago
• Cerebras / ispd2021
  This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.
  ☆18Updated 3 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆126Updated this week
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆122Updated 4 months ago
• jkim971201 / SkyPlace
  ☆12Updated 2 months ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 2 years ago
• cuhk-eda / GCS-Timer
  ☆17Updated last month
• ABKGroup / TritonRoute-WXL
  ☆25Updated 4 years ago
• ABKGroup / PlacementEssentialReadings
  ☆50Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆68Updated 4 months ago
• parastuffs / metis_unicorn
  Implementation of hMETIS
  ☆10Updated 2 years ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆22Updated 10 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆36Updated last year
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆99Updated 4 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆68Updated 6 years ago
• cuhk-eda / cu-gr-2
  ☆35Updated 10 months ago
• chenxm1986 / nicslu
  Parallel sparse direct solver for circuit simulation
  ☆39Updated 2 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆19Updated 2 weeks ago
• mayerrn / HYPE
  Implementation of the HYPE hypergraph partitioner.
  ☆17Updated 4 years ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆43Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆97Updated 8 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆121Updated last year
• bu-icsg / TAP-2.5D
  ☆23Updated 3 years ago
• ecolab-nus / Morpher_CGRA_Mapper
  ☆15Updated 2 months ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆147Updated last year
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆52Updated 4 years ago
• notini / csr-formatter
  C++ package to store Matrix Market (.mtx) file format sparse matrices in Compressed Row Storage (CSR) format.
  ☆13Updated 5 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• lrakai / gate-sizing
  Optimal gate sizing of digital circuits using geometric programming
  ☆9Updated 8 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago