kshitij1489 / Graph-PartitioningLinks
The implementation is based on the Fiduccia-Mattheyses algorithm.
☆29Updated 9 years ago
Alternatives and similar repositories for Graph-Partitioning
Users that are interested in Graph-Partitioning are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆155Updated last week
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 3 months ago
- The first version of TritonPart☆28Updated last year
- GPU-based logic synthesis tool☆90Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- ☆39Updated 2 years ago
- ☆11Updated last year
- ☆13Updated last month
- Pursuing the best performance of linear solver in circuit simulation☆38Updated last week
- A graph linear algebra overlay☆51Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆19Updated last year
- ☆34Updated 4 years ago
- ☆24Updated 3 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 10 months ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated 8 months ago
- CGRA Compilation Framework☆87Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆52Updated last year
- Parallel sparse direct solver for circuit simulation☆45Updated 3 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆18Updated 4 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆14Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆37Updated 4 years ago
- ☆16Updated 3 years ago
- ☆25Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year