kshitij1489 / Graph-PartitioningLinks
The implementation is based on the Fiduccia-Mattheyses algorithm.
☆29Updated 9 years ago
Alternatives and similar repositories for Graph-Partitioning
Users that are interested in Graph-Partitioning are comparing it to the libraries listed below
Sorting:
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆167Updated last week
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- ☆11Updated last year
- The first version of TritonPart☆29Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- ☆41Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- ☆25Updated 6 months ago
- ☆38Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- CGRA Compilation Framework☆89Updated 2 years ago
- ☆34Updated 5 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆58Updated 4 years ago
- Implementation of hMETIS☆13Updated 3 years ago
- ☆14Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆58Updated 3 years ago
- VLSI EDA Global Router☆77Updated 7 years ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆145Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- ☆18Updated 7 months ago
- ☆94Updated 5 months ago