kshitij1489 / Graph-PartitioningLinks
The implementation is based on the Fiduccia-Mattheyses algorithm.
☆29Updated 8 years ago
Alternatives and similar repositories for Graph-Partitioning
Users that are interested in Graph-Partitioning are comparing it to the libraries listed below
Sorting:
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆68Updated this week
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆142Updated this week
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Implementation of hMETIS☆11Updated 2 years ago
- ☆10Updated 10 months ago
- The first version of TritonPart☆26Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- ☆20Updated 7 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆30Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 5 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- Multi-way graph partitioning algorithms: FMS (Fiduccia-Mattheyses-Sanchis), PLM (Partitioning by Locked Moves), PFM (Partitioning by Free…☆38Updated 4 years ago
- ☆16Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- A LEF/DEF Utility.☆30Updated 5 years ago
- ☆24Updated last year
- DATC RDF☆50Updated 4 years ago
- ☆38Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago