kshitij1489 / Graph-PartitioningLinks
The implementation is based on the Fiduccia-Mattheyses algorithm.
☆29Updated 9 years ago
Alternatives and similar repositories for Graph-Partitioning
Users that are interested in Graph-Partitioning are comparing it to the libraries listed below
Sorting:
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆169Updated last week
- GPU-based logic synthesis tool☆97Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- The first version of TritonPart☆31Updated 2 years ago
- ☆13Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated 2 weeks ago
- CGRA Compilation Framework☆91Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- ☆40Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆45Updated 7 years ago
- ☆42Updated 3 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Updated 5 years ago
- ☆35Updated 5 years ago
- ☆18Updated 9 months ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆149Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- ☆16Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- ☆14Updated 3 months ago
- ☆26Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- ☆61Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- VLSI EDA Global Router☆79Updated 8 years ago