NingHeChuan / Open-FPGA
Devotes to open source FPGA
☆28Updated 4 years ago
Alternatives and similar repositories for Open-FPGA:
Users that are interested in Open-FPGA are comparing it to the libraries listed below
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆29Updated 4 years ago
- Verilog极简教程☆35Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆31Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆85Updated 5 months ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Peripheral Interface of FPGA☆34Updated 3 years ago
- Verilog Code for a JPEG Decoder☆33Updated 6 years ago
- ☆64Updated 2 years ago
- 用Altera FPGA芯片自制CPU☆39Updated 10 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆112Updated 2 years ago
- I2C controller core☆35Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆57Updated 3 years ago
- Cortex M0 based SoC☆70Updated 3 years ago
- ☆63Updated 2 years ago
- SDRAM controller with AXI4 interface☆82Updated 5 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆100Updated 2 years ago
- RTL Verilog library for various DSP modules☆84Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆34Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Basic floating-point components for RISC-V processors☆63Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆88Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆68Updated 3 years ago
- A MCU implementation based PODES-M0O☆18Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- ☆18Updated 4 years ago