NingHeChuan / Open-FPGALinks
Devotes to open source FPGA
☆29Updated 5 years ago
Alternatives and similar repositories for Open-FPGA
Users that are interested in Open-FPGA are comparing it to the libraries listed below
Sorting:
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 3 weeks ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆23Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 3 years ago
- ☆144Updated 4 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- ☆37Updated 10 years ago
- Verilog极简教程☆37Updated 6 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- AXI协议规范中文翻译版☆163Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 10 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆73Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆140Updated last year
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- ☆64Updated 3 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- OpenXuantie - OpenE906 Core☆140Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- ☆149Updated 3 weeks ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆36Updated 6 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago