NingHeChuan / Open-FPGALinks
Devotes to open source FPGA
☆29Updated 5 years ago
Alternatives and similar repositories for Open-FPGA
Users that are interested in Open-FPGA are comparing it to the libraries listed below
Sorting:
- ☆31Updated 3 months ago
- Verilog极简教程☆36Updated 6 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆23Updated 8 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆18Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- ☆23Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Video Stream Scaler☆40Updated 10 years ago
- A MCU implementation based PODES-M0O☆18Updated 5 years ago
- ☆66Updated 3 years ago
- JTAG Test Access Port (TAP)☆34Updated 10 years ago
- ☆25Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago