NingHeChuan / Open-FPGALinks
Devotes to open source FPGA
☆29Updated 5 years ago
Alternatives and similar repositories for Open-FPGA
Users that are interested in Open-FPGA are comparing it to the libraries listed below
Sorting:
- ☆31Updated 4 months ago
- Verilog极简教程☆36Updated 6 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- JPEG Encoder Verilog☆76Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- ☆19Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆130Updated last month
- Nuclei Board Labs☆60Updated last year
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆35Updated 3 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- Peripheral Interface of FPGA☆38Updated 4 years ago
- ☆23Updated 8 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆92Updated 7 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆69Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆56Updated 5 years ago
- ☆28Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago