SocialistDalao / UltraMIPS_NSCSCCView external linksLinks
UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
☆147Jun 23, 2024Updated last year
Alternatives and similar repositories for UltraMIPS_NSCSCC
Users that are interested in UltraMIPS_NSCSCC are comparing it to the libraries listed below
Sorting:
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated 11 months ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆62Mar 6, 2024Updated last year
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆18Aug 20, 2024Updated last year
- ☆14Nov 23, 2020Updated 5 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- ☆66Aug 5, 2024Updated last year
- Naïve MIPS32 SoC implementation☆118Jun 23, 2020Updated 5 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 3 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆87Nov 28, 2019Updated 6 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated last month
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago