SocialistDalao / UltraMIPS_NSCSCC
UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
☆121Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for UltraMIPS_NSCSCC
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 8 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- NSCSCC 信息整合☆220Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆113Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆115Updated last month
- ☆60Updated 3 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆68Updated last year
- ☆31Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆22Updated 8 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- ☆76Updated 2 months ago
- ☆52Updated last year
- ☆43Updated 4 months ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆17Updated 5 months ago
- 一生一芯的信息发布和内容网站☆123Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆119Updated 2 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆65Updated 4 years ago
- ☆33Updated 5 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆8Updated 7 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- NJU Virtual Board☆235Updated 3 months ago