SocialistDalao / UltraMIPS_NSCSCC
UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
☆130Updated 9 months ago
Alternatives and similar repositories for UltraMIPS_NSCSCC:
Users that are interested in UltraMIPS_NSCSCC are comparing it to the libraries listed below
- 2022年龙芯杯个人赛 单发射110M(含icache)☆45Updated 2 years ago
- NSCSCC 信息整合☆234Updated 4 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆148Updated 5 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆122Updated 4 years ago
- ☆62Updated 3 months ago
- ☆63Updated 7 months ago
- ☆82Updated last month
- ☆34Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆77Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year
- ☆62Updated last year
- ☆141Updated 7 months ago
- ☆34Updated 5 years ago
- NSCSCC2022龙芯杯个人赛,MIPS32,59MHz经典五级流水线架构,易于初学者阅读(计算机组成原理,自己动手写CPU)☆61Updated last year
- NJU Virtual Board☆267Updated 3 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆75Updated 5 years ago
- 一生一芯的信息发布和内容网站☆129Updated last year
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- ☆34Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 4 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago