Alternatives and similar repositories for Uranus

Users that are interested in Uranus are comparing it to the libraries listed below

• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆40Jun 28, 2024Updated last year
• name1e5s / Sirius

  View on GitHub
  Asymmetric dual issue in-order microprocessor.
  ☆33Aug 27, 2019Updated 6 years ago
• ustb-owl / TinyMIPS

  View on GitHub
  The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.
  ☆36Feb 28, 2020Updated 5 years ago
• cyyself / CDIM-SoC

  View on GitHub
  SoC for CQU Dual Issue Machine
  ☆12Sep 20, 2022Updated 3 years ago
• nscscc2019ucas / nscscc2019ucas

  View on GitHub
  ☆35Sep 2, 2019Updated 6 years ago
• z4yx / NaiveMIPS-HDL

  View on GitHub
  Naïve MIPS32 SoC implementation
  ☆118Jun 23, 2020Updated 5 years ago
• MaxXSoft / Fuxi

  View on GitHub
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Jun 28, 2021Updated 4 years ago
• z4yx / ucore-thumips

  View on GitHub
  uCore MIPS32 porting
  ☆18Dec 16, 2019Updated 6 years ago
• MaxXSoft / GeeOS

  View on GitHub
  The Gee (寂) Operating System, written in YuLang.
  ☆34Jun 28, 2021Updated 4 years ago
• TheRainstorm / CO_ext_lab-CQU

  View on GitHub
  重庆大学计组（硬综）拓展实验；
  ☆21Nov 25, 2020Updated 5 years ago
• risclite / rv32m-multiplier-and-divider

  View on GitHub
  a multiplier&divider verilog RTL file for RV32M instructions
  ☆14Mar 17, 2020Updated 5 years ago
• 14010007517 / 2020NSCSCC

  View on GitHub
  Chongqing University 2020 NSCSCC
  ☆29Oct 13, 2020Updated 5 years ago
• cnyangkun / nscscc2018

  View on GitHub
  nscscc2018
  ☆27Oct 11, 2018Updated 7 years ago
• ustb-owl / Lava

  View on GitHub
  A compiler of C subset by USTB OWL Wheel Lab.
  ☆13Feb 9, 2023Updated 3 years ago
• SeanZarzycki / openSPARC-FPU

  View on GitHub
  ASIC Design of the openSPARC Floating Point Unit
  ☆15Mar 13, 2017Updated 8 years ago
• cquca / ca_new_trends

  View on GitHub
  some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....
  ☆14Jan 6, 2020Updated 6 years ago
• ipcoregarfield / Example-Codes-for-Snorkeling-in-Verilog-Bay

  View on GitHub
  Example Codes for Snorkeling in Verilog Bay
  ☆16Sep 9, 2016Updated 9 years ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• jeasonstudio / USTB-TeachSystem-API

  View on GitHub
  北京科技大学，教务管理系统接口（非官方）
  ☆13Feb 11, 2017Updated 9 years ago
• SocialistDalao / UltraMIPS_NSCSCC

  View on GitHub
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆147Jun 23, 2024Updated last year
• bit-mips / cpu

  View on GitHub
  MIPS CPU
  ☆14Dec 10, 2020Updated 5 years ago
• IObundle / iob-versat

  View on GitHub
  Coarse Grained Reconfigurable Array
  ☆20Dec 17, 2025Updated last month
• efabless / raptor_soc_template

  View on GitHub
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆22Oct 9, 2019Updated 6 years ago
• zslwyuan / PAAS_V1.0

  View on GitHub
  PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems
  ☆43Sep 3, 2021Updated 4 years ago
• whutddk / RiftCore

  View on GitHub
  RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
  ☆44Sep 21, 2022Updated 3 years ago
• wang-sy / 64BIT_OS

  View on GitHub
  操作系统项目，完成一个可以使用的linux系统
  ☆20Nov 26, 2020Updated 5 years ago
• gilani / fpfma

  View on GitHub
  Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
  ☆22Jul 8, 2013Updated 12 years ago
• oscomp / proj178-kvm-in-rust

  View on GitHub
  用Rust语言重写Linux kernel中的KVM
  ☆16Apr 17, 2022Updated 3 years ago
• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆251Feb 23, 2021Updated 4 years ago
• mlzeng / CSC2020-USTC-FlammingMyCompiler

  View on GitHub
  全国大学生计算机系统能力大赛编译系统设计赛项目
  ☆248May 16, 2021Updated 4 years ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 2 years ago
• xyongcn / LoongsonCsprj2017

  View on GitHub
  Computer System Project for Loongson FPGA Board in 2017
  ☆54Jun 3, 2018Updated 7 years ago
• IPADS-DuVisor / kvm-tutorial

  View on GitHub
  ☆23Jun 14, 2023Updated 2 years ago
• TheRainstorm / PiplineMIPS

  View on GitHub
  A 5-level pipelined MIPS CPU with branch prediction and great cache.
  ☆19May 9, 2021Updated 4 years ago
• MPSLab-ASU / DiRAC

  View on GitHub
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆30Jul 17, 2023Updated 2 years ago
• nju-mips / noop-lo

  View on GitHub
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆31Feb 10, 2020Updated 6 years ago
• ljgibbslf / basic_cache_core

  View on GitHub
  ☆31Aug 8, 2020Updated 5 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual

  View on GitHub
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Dec 16, 2018Updated 7 years ago
• zhaishaomin / ring_network-based-multicore-

  View on GitHub
  多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency
  ☆26Aug 28, 2016Updated 9 years ago