ustb-owl / UranusLinks
Uranus MIPS processor by MaxXing & USTB NSCSCC team
☆38Updated 6 years ago
Alternatives and similar repositories for Uranus
Users that are interested in Uranus are comparing it to the libraries listed below
Sorting:
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- ☆35Updated 6 years ago
- nscscc2018☆27Updated 7 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- CQU Dual Issue Machine☆38Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆180Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 3 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- Our repository for NSCSCC☆19Updated 10 months ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆119Updated 5 years ago
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 6 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆133Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆146Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 6 years ago
- 重庆大学硬件综合设计课程实验文档☆39Updated 5 months ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- ☆68Updated 10 months ago