Uranus MIPS processor by MaxXing & USTB NSCSCC team
☆38Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for Uranus
Users that are interested in Uranus are comparing it to the libraries listed below
Sorting:
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.☆36Feb 28, 2020Updated 6 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Naïve MIPS32 SoC implementation☆118Jun 23, 2020Updated 5 years ago
- ☆36Sep 2, 2019Updated 6 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 4 years ago
- Build lexers and parsers by deriving traits.☆25Jan 3, 2024Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- 重庆大学计组（硬综）拓展实验；☆21Nov 25, 2020Updated 5 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆607Jul 7, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....☆14Jan 6, 2020Updated 6 years ago
- Example Codes for Snorkeling in Verilog Bay☆16Sep 9, 2016Updated 9 years ago
- Test cases for MIPS CPU implementation☆12Dec 26, 2019Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated 2 weeks ago
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- 操作系统项目，完成一个可以使用的linux系统☆20Nov 26, 2020Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- 用Rust语言重写Linux kernel中的KVM☆16Apr 17, 2022Updated 3 years ago
- NSCSCC 信息整合☆252Feb 23, 2021Updated 5 years ago
- 全国大学生计算机系统能力大赛编译系统设计赛项目☆249May 16, 2021Updated 4 years ago
- 计算机 组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- ☆12Mar 21, 2024Updated last year
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- ☆23Jun 14, 2023Updated 2 years ago