Uranus MIPS processor by MaxXing & USTB NSCSCC team
☆38Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for Uranus
Users that are interested in Uranus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 7 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Sep 14, 2026Updated last week
- Naïve MIPS32 SoC implementation☆117Jun 23, 2020Updated 6 years ago
- ☆35Sep 2, 2019Updated 7 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆186Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.☆36Feb 28, 2020Updated 6 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆608Jul 7, 2020Updated 6 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- Build lexers and parsers by deriving traits.☆25Aug 3, 2026Updated last month
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆151Jun 23, 2024Updated 2 years ago
- The Gee (寂) Operating System, written in YuLang.☆34Updated this week
- Chongqing University 2020 NSCSCC☆29Oct 13, 2020Updated 5 years ago
- 2023龙芯杯mips赛道作品☆14Dec 23, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- It was may. A tiny OS.☆10Apr 13, 2023Updated 3 years ago
- 重庆大学计组（硬综）拓展实验；☆23Nov 25, 2020Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- A compiler of C subset by USTB OWL Wheel Lab.☆13Mar 8, 2026Updated 6 months ago
- ☆18May 1, 2024Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆23Dec 22, 2020Updated 5 years ago
- some news or blogs for new computer architecture like risc-v, xPU, ASIC, etc....☆15Jan 6, 2020Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 操作系统项目，完成一个可以使用的linux系统☆21Nov 26, 2020Updated 5 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- NSCSCC 信息整合☆254Feb 23, 2021Updated 5 years ago
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 5 years ago
- Test cases for MIPS CPU implementation☆12Dec 26, 2019Updated 6 years ago
- 清华大学2019年计算机网络原理路由器实验☆14Jan 5, 2020Updated 6 years ago
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 10 years ago
- 全国大学生计算机系统能力大赛编译系统设计赛项目☆248May 16, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆47Aug 24, 2020Updated 6 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated last month
- ☆31Aug 8, 2020Updated 6 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆27Dec 16, 2018Updated 7 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆131Nov 13, 2019Updated 6 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- 新能源汽车充电能量预测：模型+可视化☆21Jan 14, 2019Updated 7 years ago