ustb-owl / Uranus
Uranus MIPS processor by MaxXing & USTB NSCSCC team
☆37Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Uranus
- A softcore microprocessor of MIPS32 architecture.☆39Updated 4 months ago
- ☆33Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 10 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- nscscc2018☆26Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆56Updated 3 months ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆113Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆68Updated last year
- ☆66Updated this week
- CQU Dual Issue Machine☆33Updated 4 months ago
- MIPS CPU☆14Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- ☆41Updated 3 months ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- Our repository for NSCSCC☆17Updated last year
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆77Updated 4 months ago
- Documentation for Digital Design course☆19Updated 3 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆31Updated 6 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated this week
- SoC for CQU Dual Issue Machine☆11Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆159Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆116Updated this week