ustb-owl / UranusLinks
Uranus MIPS processor by MaxXing & USTB NSCSCC team
☆38Updated 5 years ago
Alternatives and similar repositories for Uranus
Users that are interested in Uranus are comparing it to the libraries listed below
Sorting:
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- ☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- nscscc2018☆26Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- CQU Dual Issue Machine☆35Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- ☆67Updated 5 months ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- ☆39Updated this week
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆138Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆80Updated last year
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- ☆17Updated 3 months ago
- Documentation for Digital Design course☆20Updated last month