ustb-owl / UranusLinks
Uranus MIPS processor by MaxXing & USTB NSCSCC team
☆38Updated 5 years ago
Alternatives and similar repositories for Uranus
Users that are interested in Uranus are comparing it to the libraries listed below
Sorting:
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- nscscc2018☆26Updated 6 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆35Updated 5 years ago
- CQU Dual Issue Machine☆37Updated last year
- SoC for CQU Dual Issue Machine☆12Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆107Updated 6 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Computer System Project for Loongson FPGA Board in 2017☆53Updated 7 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆29Updated 5 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆29Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago