Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020Links
a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
☆48Updated last year
Alternatives and similar repositories for Superscalar-HIT-Core-NSCSCC2020
Users that are interested in Superscalar-HIT-Core-NSCSCC2020 are comparing it to the libraries listed below
Sorting:
- ☆34Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- ☆35Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- ☆67Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆86Updated last month
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- ☆64Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- CQU Dual Issue Machine