Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
☆45Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for Superscalar-HIT-Core-NSCSCC2020
- ☆33Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- ☆31Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- ☆65Updated this week
- ☆43Updated 4 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 2 weeks ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 4 months ago
- ☆56Updated 4 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- CQU Dual Issue Machine☆34Updated 4 months ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆14Updated 3 years ago
- ☆50Updated 3 weeks ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- A Study of the SiFive Inclusive L2 Cache☆45Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- data preprocessing scripts for gem5 output☆15Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- ☆60Updated 3 months ago
- Our repository for NSCSCC☆18Updated last year
- ☆76Updated 2 months ago
- nscscc2018☆26Updated 6 years ago