Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
☆47Updated last year
Alternatives and similar repositories for Superscalar-HIT-Core-NSCSCC2020:
Users that are interested in Superscalar-HIT-Core-NSCSCC2020 are comparing it to the libraries listed below
- ☆34Updated last year
- ☆34Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆34Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆78Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆48Updated 5 months ago
- ☆80Updated this week
- ☆63Updated this week
- ☆64Updated 2 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- ☆85Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 10 months ago
- Xiangshan deterministic workloads generator☆17Updated last month
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- ☆18Updated 8 months ago
- CQU Dual Issue Machine☆35Updated 10 months ago
- ☆66Updated 8 months ago
- ☆22Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 7 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆27Updated this week
- Pick your favorite language to verify your chip.☆47Updated this week
- 我的一生一芯项目☆16Updated 3 years ago
- A Study of the SiFive Inclusive L2 Cache☆61Updated last year