Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020View external linksLinks
a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
☆50Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for Superscalar-HIT-Core-NSCSCC2020
Users that are interested in Superscalar-HIT-Core-NSCSCC2020 are comparing it to the libraries listed below
Sorting:
- 《计算机设计与实践》测试框架☆17Jun 28, 2022Updated 3 years ago
- ☆14Nov 23, 2020Updated 5 years ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Course Homepage of COMP2008 @ HITSZ (2020sp)☆15May 31, 2020Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- 哈尔滨工业大学（深圳）2021年计算机系体结构实验☆14Mar 14, 2022Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- HITsz2021 操作系统笔记☆14Jan 22, 2022Updated 4 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Oct 5, 2023Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆606Jul 7, 2020Updated 5 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Aug 3, 2025Updated 6 months ago
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- HITsz LUG 周报☆20Jul 11, 2023Updated 2 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- A Study of the SiFive Inclusive L2 Cache☆68Dec 27, 2023Updated 2 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- 2020年春季学期哈工大（深圳）体系结构课程☆16Jun 21, 2020Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 9 years ago
- ☆15Dec 17, 2025Updated 2 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆134Oct 24, 2020Updated 5 years ago
- ☆23Jun 14, 2023Updated 2 years ago
- 项目的主仓库☆26Sep 11, 2022Updated 3 years ago