Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020Links
a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
☆49Updated last year
Alternatives and similar repositories for Superscalar-HIT-Core-NSCSCC2020
Users that are interested in Superscalar-HIT-Core-NSCSCC2020 are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆35Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- CQU Dual Issue Machine☆37Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- ☆35Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 5 years ago
- ☆97Updated last week
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- ☆20Updated last year
- ☆66Updated last year
- gem5 FS模式实验手册☆43Updated 2 years ago
- ☆78Updated 4 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- ☆52Updated 2 weeks ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21Updated 7 years ago
- ☆75Updated 9 months ago
- ☆67Updated 6 months ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆86Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- MIT6.175 & MIT6.375 Study Notes☆42Updated 2 years ago