TianhuaTao / uCore-SMPLinks
A Symmetric Multiprocessing OS Kernel over RISC-V
☆31Updated 3 years ago
Alternatives and similar repositories for uCore-SMP
Users that are interested in uCore-SMP are comparing it to the libraries listed below
Sorting:
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- ☆23Updated last year
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆55Updated last year
- ☆13Updated 3 years ago
- An RISC-V experimental OS☆25Updated last year
- 调试大师:你见过最强的内核调试器☆36Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆48Updated 2 years ago
- User programs for rCore OS☆18Updated 2 years ago
- 快速陷入处理☆36Updated last week
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Updated 7 months ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 3 months ago
- PoC LoongArch - RISC-V emulator☆32Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- A Flexible Cache Architectural Simulator☆14Updated 5 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- 项目的主仓库☆25Updated 2 years ago
- 可运行OS的RISCV-64的硬件模拟器设计与实现☆23Updated 4 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated 2 months ago
- An experimental RTOS written in Rust.☆36Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- 各类内核的设计思路☆19Updated 4 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year