Alternatives and similar repositories for uCore-SMP

Users that are interested in uCore-SMP are comparing it to the libraries listed below

• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated 2 years ago
• oscomp / proj23-lightweight-hypervisor
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Updated 5 years ago
• Oyami-Srk / RISCV-GDB-Paging
  Paging Debug tool for GDB using python
  ☆13Updated 3 years ago
• HUST-OS / design-pattern-notes
  各类内核的设计思路
  ☆19Updated 4 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆59Updated 2 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated 2 years ago
• chyyuu / zCore-Design
  ☆13Updated 4 years ago
• CircuitCoder / ChannelOS
  What if everything is a io_uring?
  ☆16Updated 3 years ago
• YdrMaster / rCore-Tutorial-in-single-workspace
  没分支的 rCore-Tutorial
  ☆49Updated 3 weeks ago
• IPADS-DuVisor / kvm-tutorial
  ☆23Updated 2 years ago
• luojia65 / tiaoshi-dashi-sbi
  调试大师：你见过最强的内核调试器
  ☆36Updated 4 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated 2 years ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated 2 years ago
• chyyuu / thoughts
  ☆42Updated 2 years ago
• OS-F-4 / usr-intr
  项目的主仓库
  ☆25Updated 3 years ago
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆37Updated last month
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Updated 2 years ago
• oscomp / proj1-rustsbi
  实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统
  ☆14Updated 10 months ago
• rcore-os / rCore-Tutorial-v3-arm64
  Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)
  ☆17Updated 3 years ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆19Updated 3 years ago
• rustsbi / fast-trap
  快速陷入处理
  ☆39Updated last week
• siriusdemon / Rare
  Build your own Riscv Emulator in Rust.
  ☆107Updated 3 years ago
• ring00 / bbl-ucore
  uCore OS Labs on Berkeley bootloader
  ☆39Updated 8 years ago
• oscomp / proj4-xv6-rust
  用Rust语言重新设计与实现xv6
  ☆35Updated 3 years ago
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆52Updated last year
• jiegec / kb
  My knowledge base
  ☆77Updated last week
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 5 years ago
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆30Updated last month
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated 2 years ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year