TianhuaTao / uCore-SMP
A Symmetric Multiprocessing OS Kernel over RISC-V
☆30Updated 2 years ago
Alternatives and similar repositories for uCore-SMP:
Users that are interested in uCore-SMP are comparing it to the libraries listed below
- An RISC-V experimental OS☆25Updated last year
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- 各类内核的设计思路☆19Updated 3 years ago
- 调试大师:你见过最强的内核调试器☆35Updated 3 years ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆46Updated last year
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆53Updated last year
- ☆13Updated 3 years ago
- Paging Debug tool for GDB using python☆13Updated 2 years ago
- Implements kernels with RISC-V Vector☆21Updated last year
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆35Updated last month
- 快速陷入处理☆32Updated last year
- A Flexible Cache Architectural Simulator☆13Updated last month
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆45Updated 8 months ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Updated 4 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- ☆23Updated 3 years ago
- What if everything is a io_uring?☆16Updated 2 years ago
- 项目的主仓库☆23Updated 2 years ago
- ☆42Updated last year
- Lower chisel memories to SRAM macros☆12Updated 10 months ago
- ☆22Updated last year
- 没分支的 rCore-Tutorial☆45Updated last year
- My knowledge base☆42Updated this week
- rCore_tutorial_tests☆10Updated 3 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- 实现和扩展RISC-V SBI运行时,使之能够支持并运行操作系统☆14Updated 2 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 6 months ago
- Porting xv6-riscv on k210☆19Updated 3 years ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆9Updated last year