Alternatives and similar repositories for uCore-SMP

Users that are interested in uCore-SMP are comparing it to the libraries listed below

• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• HUST-OS / design-pattern-notes

  View on GitHub
  各类内核的设计思路
  ☆19May 19, 2021Updated 4 years ago
• pleasewhy / startos

  View on GitHub
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆10Jul 22, 2021Updated 4 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• xiyurain / UltraOS

  View on GitHub
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆46May 26, 2024Updated last year
• luojia65 / tiaoshi-dashi-sbi

  View on GitHub
  调试大师：你见过最强的内核调试器
  ☆36May 6, 2021Updated 4 years ago
• HUST-OS / luojia-os-labs

  View on GitHub
  洛佳的异步内核实验室
  ☆25May 22, 2021Updated 4 years ago
• rustsbi / fast-trap

  View on GitHub
  快速陷入处理
  ☆39Jan 22, 2026Updated 3 weeks ago
• rcore-os / ext2-rs

  View on GitHub
  An implementation of ext2 filesystem in Rust
  ☆15Oct 8, 2021Updated 4 years ago
• cocodery / SysYCompiler

  View on GitHub
  a compiler for CSC-Compiler-2022
  ☆13Aug 22, 2022Updated 3 years ago
• pku-minic / first-step-rs

  View on GitHub
  Take your first step in writing a compiler. Implemented in Rust.
  ☆16Apr 17, 2023Updated 2 years ago
• YdrMaster / dtb-walker

  View on GitHub
  遍历设备树二进制对象
  ☆14Nov 22, 2025Updated 2 months ago
• KuangjuX / hypocaust

  View on GitHub
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Feb 20, 2023Updated 2 years ago
• rustsbi / sbi-rt

  View on GitHub
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Jan 10, 2024Updated 2 years ago
• rcore-os / riscv

  View on GitHub
  Low level access to RISCV processors
  ☆22Oct 3, 2022Updated 3 years ago
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• wangrunji0408 / rjrouter

  View on GitHub
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Oct 8, 2020Updated 5 years ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆16Nov 10, 2022Updated 3 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• KuangjuX / hypercraft

  View on GitHub
  hypercraft is a VMM library written in Rust.
  ☆54Oct 20, 2024Updated last year
• chenzhiy2001 / code-debug

  View on GitHub
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆37Dec 30, 2025Updated last month
• wyfcyx / osnotes

  View on GitHub
  Some notes or translations about operating system or programming language.
  ☆99Nov 10, 2024Updated last year
• rcore-os / zCore-Tutorial

  View on GitHub
  [WIP] Tutorial for zCore kernel.
  ☆59Aug 28, 2021Updated 4 years ago
• OS-F-4 / usr-intr

  View on GitHub
  项目的主仓库
  ☆26Sep 11, 2022Updated 3 years ago
• chyyuu / thoughts

  View on GitHub
  ☆42Nov 5, 2023Updated 2 years ago
• NSCSCC-2022-TJU / ChiselMIPS

  View on GitHub
  第六届龙芯杯混元形意太极门战队作品
  ☆18May 15, 2022Updated 3 years ago
• oscomp / proj8-RVM

  View on GitHub
  Writing a hypervisor in Rust
  ☆11Apr 1, 2025Updated 10 months ago
• LearningOS / uCore-Tutorial-Guide-2022S

  View on GitHub
  ☆18May 31, 2022Updated 3 years ago
• oscomp / proj1-rustsbi

  View on GitHub
  实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统
  ☆14Apr 1, 2025Updated 10 months ago
• rustsbi / rustsbi-hifive-unmatched

  View on GitHub
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Jul 20, 2023Updated 2 years ago
• rcore-os / riscv-sbi-rt

  View on GitHub
  A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.
  ☆19Feb 26, 2022Updated 3 years ago
• plctlab / riscv-lab-access

  View on GitHub
  Access bookkeeping for RISC-V Lab
  ☆21Oct 31, 2025Updated 3 months ago
• Jaic1 / xv6-riscv-rust

  View on GitHub
  ☆75May 9, 2022Updated 3 years ago
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Nov 24, 2025Updated 2 months ago
• loboris / ktool

  View on GitHub
  A Python-based cross-platform Kendryte K210 UART ISP Utility, enhanced kflash.py
  ☆37Feb 22, 2020Updated 5 years ago
• oscomp / proj4-xv6-rust

  View on GitHub
  用Rust语言重新设计与实现xv6
  ☆35Mar 7, 2022Updated 3 years ago
• luojia65 / zihai

  View on GitHub
  自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software
  ☆25Apr 21, 2022Updated 3 years ago
• josehu07 / summerset

  View on GitHub
  Distributed, Replicated, Protocol-generic Key-value Store in Async Rust For SMR Protocols Research
  ☆17Feb 1, 2026Updated 2 weeks ago
• comparch-security / FlexiCAS

  View on GitHub
  A Flexible Cache Architectural Simulator
  ☆16Sep 16, 2025Updated 5 months ago