TianhuaTao / uCore-SMPLinks
A Symmetric Multiprocessing OS Kernel over RISC-V
☆32Updated 3 years ago
Alternatives and similar repositories for uCore-SMP
Users that are interested in uCore-SMP are comparing it to the libraries listed below
Sorting:
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Updated 4 years ago
- ☆13Updated 4 years ago
- 各类内核的设计思路☆19Updated 4 years ago
- An RISC-V experimental OS☆25Updated 2 years ago
- What if everything is a io_uring?☆16Updated 3 years ago
- 调试大师：你见过最强的内核调试器☆36Updated 4 years ago
- Simple RISC-V SBI runtime library; designated for supervisor use☆25Updated last year
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆58Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated 2 years ago
- ☆23Updated 2 years ago
- PoC LoongArch - RISC-V emulator☆32Updated 2 years ago
- 项目的主仓库☆25Updated 3 years ago
- 没分支的 rCore-Tutorial☆46Updated 3 months ago
- User programs for rCore OS☆19Updated 3 years ago
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆46Updated last year
- ☆22Updated 4 years ago
- hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.☆48Updated 2 years ago
- All public report slides, articles and meeting minutes related to RustSBI☆30Updated last week
- ☆42Updated 2 years ago
- Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…☆37Updated 2 months ago
- [WIP] Tutorial for zCore kernel.☆58Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Updated 3 years ago
- 快速陷入处理☆38Updated 5 months ago
- The Gee (寂) Operating System, written in YuLang.☆34Updated 4 years ago
- Build your own Riscv Emulator in Rust.☆106Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- 实现和扩展RISC-V SBI运行时，使之能够支持并运行操作系统☆14Updated 8 months ago
- 用Rust语言重新设计与实现xv6☆35Updated 3 years ago