Alternatives and similar repositories for NaiveMIPS-HDL

Users that are interested in NaiveMIPS-HDL are comparing it to the libraries listed below

• xyongcn / LoongsonCsprj2017

  View on GitHub
  Computer System Project for Loongson FPGA Board in 2017
  ☆54Jun 3, 2018Updated 7 years ago
• trivialmips / TrivialMIPS

  View on GitHub
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆109Apr 29, 2019Updated 6 years ago
• trivialmips / nontrivial-mips

  View on GitHub
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆606Jul 7, 2020Updated 5 years ago
• z4yx / supervisor-mips32

  View on GitHub
  计算机组成原理课程32位监控程序
  ☆50Jun 2, 2020Updated 5 years ago
• RickyTino / MangoMIPS32

  View on GitHub
  A softcore microprocessor of MIPS32 architecture.
  ☆40Jun 28, 2024Updated last year
• ustb-owl / Uranus

  View on GitHub
  Uranus MIPS processor by MaxXing & USTB NSCSCC team
  ☆38Dec 14, 2019Updated 6 years ago
• nscscc2019ucas / nscscc2019ucas

  View on GitHub
  ☆35Sep 2, 2019Updated 6 years ago
• z4yx / vivado-docker

  View on GitHub
  Dockerfile with Vivado for CI
  ☆27Apr 17, 2020Updated 5 years ago
• loongson-education / nscscc-wiki

  View on GitHub
  NSCSCC 信息整合
  ☆251Feb 23, 2021Updated 4 years ago
• oscourse-tsinghua / cpu-testcase

  View on GitHub
  Test cases for MIPS CPU implementation
  ☆12Dec 26, 2019Updated 6 years ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated 2 weeks ago
• thu-cs-lab / JieLabs-Web

  View on GitHub
  Backend & Frontend for JieLabs
  ☆22Mar 3, 2023Updated 2 years ago
• CircuitCoder / mill

  View on GitHub
  RV32I by cats
  ☆15Sep 4, 2023Updated 2 years ago
• bit-mips / cpu

  View on GitHub
  MIPS CPU
  ☆14Dec 10, 2020Updated 5 years ago
• Harry-Chen / rust-mips

  View on GitHub
  Rust library for low-level abstraction of MIPS processors
  ☆31Jun 6, 2020Updated 5 years ago
• name1e5s / Sirius

  View on GitHub
  Asymmetric dual issue in-order microprocessor.
  ☆33Aug 27, 2019Updated 6 years ago
• rustsbi / rustsbi-hifive-unmatched

  View on GitHub
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Jul 20, 2023Updated 2 years ago
• jiegec / naiverouter

  View on GitHub
  A router IP written in Verilog.
  ☆12Dec 20, 2019Updated 6 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual

  View on GitHub
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆26Dec 16, 2018Updated 7 years ago
• CircuitCoder / MeowRust

  View on GitHub
  Relaxed Rust (for cats)
  ☆14Nov 20, 2019Updated 6 years ago
• char-fish-after-lunch / SystemOnCat

  View on GitHub
  An SoC with multiple RISC-V IMA processors.
  ☆19Aug 1, 2018Updated 7 years ago
• typekernel / typekernel

  View on GitHub
  Warning: 🕳 ahead!
  ☆16Jan 8, 2020Updated 6 years ago
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 3 years ago
• cnrv / fpga-rocket-chip

  View on GitHub
  Wrapper for Rocket-Chip on FPGAs
  ☆137Oct 5, 2022Updated 3 years ago
• thu-cs-lab / Router-Lab-Docs

  View on GitHub
  Documentation for Router Lab
  ☆70Nov 19, 2025Updated 2 months ago
• thu-cs-lab / Router-Lab

  View on GitHub
  Lab for Network Principles since 2019-2020 fall
  ☆175Sep 22, 2025Updated 4 months ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• trivialmips / TrivialMIPS_Software

  View on GitHub
  Baremetal softwares for TrivialMIPS platform
  ☆11Aug 12, 2019Updated 6 years ago
• oscourse-tsinghua / ucore_plus

  View on GitHub
  ucore+ repository for OS laboratory 2015
  ☆10Jun 1, 2018Updated 7 years ago
• SocialistDalao / UltraMIPS_NSCSCC

  View on GitHub
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆147Jun 23, 2024Updated last year
• jiegec / jtag-remote-server

  View on GitHub
  Remote JTAG server for remote debugging
  ☆43Dec 31, 2025Updated last month
• cyyself / cyyrv64

  View on GitHub
  My RV64 CPU (Work in progress)
  ☆19Dec 22, 2022Updated 3 years ago
• Harry-Chen / HERMES

  View on GitHub
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Jun 9, 2019Updated 6 years ago
• shinezyy / gem5-official-old

  View on GitHub
  ☆21Aug 23, 2021Updated 4 years ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated last year
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 2 years ago
• jiegec / learn_tsinghua_app

  View on GitHub
  网络学堂 PC 端 App
  ☆21Feb 4, 2023Updated 3 years ago
• haowang02 / CourseMonitor

  View on GitHub
  CQU选课状态监测
  ☆13Aug 21, 2021Updated 4 years ago
• Fugoes / yaay-rs

  View on GitHub
  Yet Another AsYnc runtime for RuSt.
  ☆33Feb 1, 2020Updated 6 years ago