z4yx / NaiveMIPS-HDL
Naïve MIPS32 SoC implementation
☆112Updated 4 years ago
Related projects: ⓘ
- ☆32Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 2 months ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- Computer System Project for Loongson FPGA Board in 2017☆50Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆41Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆109Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆44Updated 9 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆120Updated 2 months ago
- NSCSCC 信息整合☆218Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆95Updated 2 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆34Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆35Updated 4 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- nscscc2018☆26Updated 5 years ago
- MIPS CPU☆14Updated 3 years ago
- 一生一芯的信息发布和内容网站☆119Updated 9 months ago
- ☆32Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆33Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆65Updated last year
- This repository is used to release the Labs of Computer Architecture Course from USTC☆35Updated 5 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆60Updated 4 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆30Updated 7 years ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆125Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 2 months ago
- A MIPS CPU implemented in Verilog☆63Updated 7 years ago
- ☆40Updated 2 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆158Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆97Updated 2 months ago