Naïve MIPS32 SoC implementation
☆117Jun 23, 2020Updated 5 years ago
Alternatives and similar repositories for NaiveMIPS-HDL
Users that are interested in NaiveMIPS-HDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 7 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.☆605Jul 7, 2020Updated 5 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆110Apr 29, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Sep 2, 2019Updated 6 years ago
- 计算机组成原理课程32位监控程序☆51Jun 2, 2020Updated 5 years ago
- NSCSCC 信息整合☆254Feb 23, 2021Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- Rust library for low-level abstraction of MIPS processors☆31Jun 6, 2020Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Test cases for MIPS CPU implementation☆12Dec 26, 2019Updated 6 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆149Jun 23, 2024Updated last year
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- ucore+ repository for OS laboratory 2015☆11Jun 1, 2018Updated 7 years ago
- Documentation for Router Lab☆71Nov 19, 2025Updated 5 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 6 months ago
- 网络学堂 PC 端 App☆21Apr 10, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Rust version of THU uCore OS. Linux compatible.☆173Jun 30, 2020Updated 5 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Nov 13, 2019Updated 6 years ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- CQU选课状态监测☆13Aug 21, 2021Updated 4 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- RISC-V-based many-core neuromorphic architecture☆16Updated this week