z4yx / ucore-thumipsLinks
uCore MIPS32 porting
☆18Updated 5 years ago
Alternatives and similar repositories for ucore-thumips
Users that are interested in ucore-thumips are comparing it to the libraries listed below
Sorting:
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- nscscc2018☆26Updated 7 years ago
- Naïve MIPS32 SoC implementation☆117Updated 5 years ago
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- Backend & Frontend for JieLabs☆22Updated 2 years ago
- ☆35Updated 6 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Project template for Artix-7 based Thinpad board☆52Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated last year
- ☆23Updated 2 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- My knowledge base☆71Updated last week
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆125Updated last month
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆35Updated 4 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- 龙芯杯21个人赛作品☆35Updated 4 years ago
- hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine☆58Updated last year
- Tsinghua Advanced Networking Labs on FPGA☆38Updated last year