uCore MIPS32 porting
☆18Dec 16, 2019Updated 6 years ago
Alternatives and similar repositories for ucore-thumips
Users that are interested in ucore-thumips are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- 将uCore移植到Loongarch 32☆38Nov 5, 2023Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆53Dec 11, 2023Updated 2 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 8 months ago
- ☆14Nov 23, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- Rebuilding ...☆11Apr 20, 2021Updated 5 years ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- User programs for rCore OS☆19Jun 7, 2022Updated 3 years ago
- Examine and discover LoongArch instructions☆23May 12, 2026Updated 2 weeks ago
- NSCSCC 信息整合☆255Feb 23, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 计算机组成原理课程32位监控程序☆51Jun 2, 2020Updated 5 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- ☆21Jul 28, 2025Updated 10 months ago
- A custom 16-bit computer☆12Oct 17, 2018Updated 7 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆43Aug 24, 2020Updated 5 years ago
- Yet another Bittorrent filesystem based on FUSE☆18May 31, 2017Updated 8 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆111Apr 29, 2019Updated 7 years ago
- Type qualifiers for C☆16Sep 21, 2011Updated 14 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- 我上了俞珺华老师 2017 年春季的证明论课，记了些笔记，慢慢电子化。有部分内容是我自己的补充。若有错误很可能是我理解或记录错误。| My notes for Proof Theory course 2017 spring, instructed by Junhua Yu,…☆11Oct 30, 2018Updated 7 years ago
- 自嗨虚拟化软件 - 'Enjoy yourself' type-1 hypervisor software☆25Apr 21, 2022Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- Bangumi 追番列表插件 Typecho 版☆13Sep 3, 2021Updated 4 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Framework of pa code for THU compiler principle course.☆13Dec 18, 2019Updated 6 years ago