cebarobot / UCAS-CALab-mycpu_axi_verifyLinks
计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
☆13Updated 4 years ago
Alternatives and similar repositories for UCAS-CALab-mycpu_axi_verify
Users that are interested in UCAS-CALab-mycpu_axi_verify are comparing it to the libraries listed below
Sorting:
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- ☆29Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆17Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- ☆27Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Verilog program☆15Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并 附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆34Updated 6 years ago
- ☆13Updated 10 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated last month
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 10 months ago
- ☆10Updated 4 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- ☆20Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- commit rtl and build cosim env☆15Updated last year
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- ☆16Updated 6 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- ☆25Updated 4 years ago