计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
☆22Dec 22, 2020Updated 5 years ago
Alternatives and similar repositories for UCAS-CALab-mycpu_axi_verify
Users that are interested in UCAS-CALab-mycpu_axi_verify are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 南开大学2025年编译系统原理实验代码框架☆19Nov 30, 2025Updated 8 months ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 5 years ago
- 南开大学计算机学院2022春季学期《并行程序设计》课程代码仓库☆10Jan 23, 2023Updated 3 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- Parallel Programming Design Assignment for Nankai University, the topic chosen is the default Gaussian Elimination. 南开并行程序设计作业，默认高斯消去选题。☆24Jun 2, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- nku计算机系统设计，用的nju ics2017的pa，未来不想做os的拿去water作业☆24Nov 6, 2022Updated 3 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 5 years ago
- NKU并行程序设计课程代码☆10Feb 18, 2023Updated 3 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆150Jun 23, 2024Updated 2 years ago
- Direct Access Memory for MPSoC☆13Aug 7, 2026Updated last week
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- Nankai University Thesis LaTeX Template (南开大学硕博毕业论文模版 v2026.5)☆17May 31, 2026Updated 2 months ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Nankai University(NKU) "Introduction to Parallel Programming" course project（南开大学《并行程序设计》课程）☆12Jun 18, 2019Updated 7 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 3 years ago
- ☆13Nov 13, 2022Updated 3 years ago
- 并行程序课程实验作业/ 包括MPI，OpenMP等并行编程示例☆17Dec 13, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- ☆38Aug 12, 2015Updated 11 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 4 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- ☆10Dec 25, 2023Updated 2 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A conda-smithy repository for memory_profiler.☆12Apr 22, 2026Updated 3 months ago
- Instruction decoder microbenchmark suite☆11Oct 31, 2017Updated 8 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Cachebench, with hacks to make it run on SmartOS / x86.☆11Feb 15, 2012Updated 14 years ago