cebarobot / UCAS-CALab-mycpu_axi_verifyView external linksLinks
计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
☆22Dec 22, 2020Updated 5 years ago
Alternatives and similar repositories for UCAS-CALab-mycpu_axi_verify
Users that are interested in UCAS-CALab-mycpu_axi_verify are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆34Aug 11, 2021Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 6 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆20Apr 16, 2025Updated 10 months ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- risc-v 单周期和流水线cpu设计, 基于miniRV-1指令集,语言verilog☆10Feb 23, 2023Updated 2 years ago
- 大三上做的本科毕设,包含BNN的替代梯度训练,verilog电路实现,完成180nm工艺流片。☆21Jun 30, 2025Updated 7 months ago
- ☆11Nov 13, 2022Updated 3 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆13Jul 1, 2024Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Feb 15, 2022Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Cachebench, with hacks to make it run on SmartOS / x86.☆12Feb 15, 2012Updated 14 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Research Artifact for HPCA'24 Paper: *Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities*.☆11Oct 30, 2025Updated 3 months ago
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- A conda-smithy repository for memory_profiler.☆12Dec 4, 2025Updated 2 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago