cebarobot / UCAS-CALab-mycpu_axi_verifyLinks
计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15
☆13Updated 4 years ago
Alternatives and similar repositories for UCAS-CALab-mycpu_axi_verify
Users that are interested in UCAS-CALab-mycpu_axi_verify are comparing it to the libraries listed below
Sorting:
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Updated 5 years ago
- ☆28Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆17Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- ☆27Updated 5 years ago
- A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch p…☆9Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆25Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- Verilog program☆15Updated 4 years ago
- ☆33Updated 6 years ago
- ☆20Updated 2 years ago
- ☆10Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆18Updated 2 years ago
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- ☆17Updated 6 years ago
- Template for project1 TPU☆18Updated 4 years ago
- ☆36Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- ☆25Updated 4 years ago
- 包括同步FIFO(输入输出位 宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆24Updated 8 years ago