trivialmips / linux-nontrivial-mipsView external linksLinks
Linux porting to NonTrivialMIPS (based on linux-stable)
☆12Aug 17, 2019Updated 6 years ago
Alternatives and similar repositories for linux-nontrivial-mips
Users that are interested in linux-nontrivial-mips are comparing it to the libraries listed below
Sorting:
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago
- RISC-V-based many-core neuromorphic architecture☆14Aug 3, 2025Updated 6 months ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- jie.ac.cn 中国杰学院☆11Jun 27, 2023Updated 2 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- 根据进程pid，利用ptrace从内存中重建ELF可执行文件☆16May 17, 2019Updated 6 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 7 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- Remote JTAG server for remote debugging☆43Dec 31, 2025Updated last month
- An implementation of ext2 filesystem in Rust☆32Mar 24, 2018Updated 7 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- Microarchitecture diagrams of several CPUs☆47Feb 7, 2026Updated last week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- The x86_64 UEFI bootloader for rCore☆43Jul 22, 2022Updated 3 years ago
- Self Tuned Openwrt for NanoPi R2S☆11May 11, 2025Updated 9 months ago
- Paper: inexact GMRES with fast multipole method and low-p relaxation☆11Aug 23, 2023Updated 2 years ago
- 回溯算法可视化小 Demo。☆11Sep 3, 2020Updated 5 years ago
- A parser for the radiotap capture format☆12Jun 3, 2024Updated last year
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Code for paper Almost-Orthogonal Layers for Efficient General-Purpose Lipschitz Networks☆12Aug 9, 2022Updated 3 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- Random Plotter scripts for HP7440A☆14May 23, 2019Updated 6 years ago
- ☆13May 8, 2025Updated 9 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Read/write ESP/ESP32 flash partition table in Rust☆10Feb 4, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- An efficient and robust probabilistic approach for fitting superellipse to point clouds.☆12Mar 2, 2023Updated 2 years ago