gopala-kr / DL-on-SiliconLinks
research, experimentation and implementation of hardware-agnostic accelerated DL framework
☆38Updated 3 months ago
Alternatives and similar repositories for DL-on-Silicon
Users that are interested in DL-on-Silicon are comparing it to the libraries listed below
Sorting:
- Tool for optimize CNN blocking☆94Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- ☆71Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆72Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆42Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆183Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- ☆35Updated 5 years ago
- ☆35Updated 6 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆29Updated 4 years ago
- ☆32Updated 4 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆110Updated 8 months ago
- ☆29Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago