gopala-kr / DL-on-SiliconLinks
research, experimentation and implementation of hardware-agnostic accelerated DL framework
☆36Updated 2 weeks ago
Alternatives and similar repositories for DL-on-Silicon
Users that are interested in DL-on-Silicon are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- ☆71Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- ☆25Updated last year
- Simulator for BitFusion☆100Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated last month
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆28Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 2 years ago
- ☆28Updated 3 years ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated last year
- ☆71Updated 2 years ago
- ☆33Updated 3 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆98Updated 3 months ago
- ☆41Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆58Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- first-order deep learning accelerator model☆18Updated 7 years ago