gopala-kr / DL-on-Silicon
research, experimentation and implementation of hardware-agnostic accelerated DL framework
☆36Updated 3 weeks ago
Alternatives and similar repositories for DL-on-Silicon:
Users that are interested in DL-on-Silicon are comparing it to the libraries listed below
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 10 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated 3 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆104Updated 2 years ago
- ☆32Updated 3 years ago
- ☆69Updated 4 years ago
- ☆25Updated 10 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆25Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- ☆32Updated 4 years ago
- ☆33Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆71Updated 2 years ago
- gem5 repository to study chiplet-based systems☆67Updated 5 years ago
- ☆39Updated 7 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 4 months ago
- Tool for optimize CNN blocking☆93Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago