gopala-kr / DL-on-SiliconLinks
research, experimentation and implementation of hardware-agnostic accelerated DL framework
☆37Updated this week
Alternatives and similar repositories for DL-on-Silicon
Users that are interested in DL-on-Silicon are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆72Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ☆28Updated 3 years ago
- RTL implementation of Flex-DPE.☆108Updated 5 years ago
- ☆71Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 2 years ago
- ☆33Updated 3 years ago
- Simulator for BitFusion☆100Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- ☆92Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆41Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆101Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆29Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- EQueue Dialect☆40Updated 3 years ago