gopala-kr / DL-on-SiliconLinks
research, experimentation and implementation of hardware-agnostic accelerated DL framework
☆37Updated 2 months ago
Alternatives and similar repositories for DL-on-Silicon
Users that are interested in DL-on-Silicon are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆181Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆143Updated 4 months ago
- ☆41Updated last year
- ☆72Updated 2 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆71Updated 5 years ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆90Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 6 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 2 weeks ago
- MAERI public release☆31Updated 4 years ago
- ☆29Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- MAESTRO binary release☆22Updated 5 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- ☆32Updated 4 years ago