gopala-kr / DL-on-SiliconView external linksLinks
research, experimentation and implementation of hardware-agnostic accelerated DL framework
☆38Aug 31, 2025Updated 5 months ago
Alternatives and similar repositories for DL-on-Silicon
Users that are interested in DL-on-Silicon are comparing it to the libraries listed below
Sorting:
- ☆70Jan 23, 2021Updated 5 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- ☆71Mar 22, 2020Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆233Aug 24, 2020Updated 5 years ago
- ☆656Jan 13, 2021Updated 5 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Oct 26, 2022Updated 3 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- ☆13Nov 1, 2021Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,048Nov 8, 2025Updated 3 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆454Sep 26, 2025Updated 4 months ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated last month
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 5 years ago
- Simulator for BitFusion☆101Aug 6, 2020Updated 5 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- ☆26Oct 6, 2023Updated 2 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆23Mar 17, 2021Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Jan 26, 2019Updated 7 years ago
- mRNA☆26Mar 16, 2021Updated 4 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Jun 27, 2024Updated last year
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆182Apr 25, 2022Updated 3 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- ☆377May 11, 2023Updated 2 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Nov 16, 2017Updated 8 years ago
- News and Paper Collections for Machine Learning Hardware☆22Nov 30, 2025Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Blaze runtime system that support efficient accelerator integration for big data.☆24Mar 23, 2017Updated 8 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆438Dec 2, 2019Updated 6 years ago
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 5 years ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆34Apr 3, 2022Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated last month