SeoLabCornell / torch2chipLinks
Torch2Chip (MLSys, 2024)
☆53Updated 4 months ago
Alternatives and similar repositories for torch2chip
Users that are interested in torch2chip are comparing it to the libraries listed below
Sorting:
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆100Updated last year
- ☆65Updated last week
- ☆35Updated 5 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆20Updated last year
- ☆49Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆51Updated 4 months ago
- ☆48Updated 4 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆115Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Updated 3 years ago
- ☆108Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated last month
- ☆29Updated this week
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆16Updated 10 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- Machine-Learning Accelerator System Exploration Tools☆173Updated 2 months ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆16Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆34Updated 2 weeks ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆22Updated 3 months ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 weeks ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆41Updated last year