Alternatives and similar repositories for torch2chip

Users that are interested in torch2chip are comparing it to the libraries listed below

• mit-emze / cimloop
  ☆57Updated last month
• mit-han-lab / spatten
  [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
  ☆93Updated 9 months ago
• abdelfattah-lab / BitMoD-HPCA-25
  ☆41Updated 5 months ago
• jeffreyyu0602 / quantized-training
  ☆27Updated this week
• hatsu3 / Sanger
  ☆45Updated 3 years ago
• isakedo / DNNsim
  ☆34Updated 4 years ago
• snu-comparch / Tender
  Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
  ☆14Updated 11 months ago
• actlab-genesys / GeneSys
  An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
  ☆53Updated 2 months ago
• sjtu-zhao-lab / SALO
  An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences
  ☆27Updated last year
• dubcyfor3 / Prosperity
  The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
  ☆29Updated 4 months ago
• clevercool / ANT-Quantization
  ☆98Updated last year
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆166Updated last week
• ChengZhang-98 / llm-mixed-q
  Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"
  ☆22Updated last year
• jha-lab / acceltran
  [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
  ☆44Updated last year
• GATECH-EIC / ViTALiTy
  ViTALiTy (HPCA'23) Code Repository
  ☆22Updated 2 years ago
• GATECH-EIC / ViTCoD
  [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
  ☆107Updated last year
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆13Updated 2 years ago
• arc-research-lab / SSR
  SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)
  ☆32Updated this week
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆52Updated last month
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆53Updated last month
• awai54st / Logic-Shrinkage
  ☆23Updated 2 years ago
• maestro-project / gamma
  ☆41Updated 11 months ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆120Updated 3 months ago
• IBM / 3D-CiM-LLM-Inference-Simulator
  Simulator for LLM inference on an abstract 3D AIMC-based accelerator
  ☆14Updated 3 weeks ago
• PingchengDong / GQA-LUT
  The official implementation of the DAC 2024 paper GQA-LUT
  ☆18Updated 5 months ago
• fffasttime / AnyPackingNet
  ☆27Updated 2 months ago
• ucb-bar / dosa
  DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
  ☆15Updated 7 months ago
• ebby-s / MX-for-FPGA
  Implementation of Microscaling data formats in SystemVerilog.
  ☆19Updated 9 months ago
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆32Updated 2 months ago
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆37Updated last year