SeoLabCornell / torch2chipLinks
Torch2Chip (MLSys, 2024)
☆53Updated 3 months ago
Alternatives and similar repositories for torch2chip
Users that are interested in torch2chip are comparing it to the libraries listed below
Sorting:
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆96Updated 10 months ago
- ☆61Updated last month
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆17Updated last year
- ☆46Updated 7 months ago
- ☆35Updated 5 years ago
- ☆103Updated last year
- ☆49Updated 3 years ago
- ☆29Updated this week
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆109Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- Machine-Learning Accelerator System Exploration Tools☆171Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆133Updated 5 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆33Updated 5 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- Implementation of Microscaling data formats in SystemVerilog.☆21Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Updated last year
- ☆41Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆49Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- FRAME: Fast Roofline Analytical Modeling and Estimation☆37Updated last year
- ☆27Updated 3 months ago