TinyTapeout / tinytapeout-ihp-0p1Links
Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
☆18Updated 5 months ago
Alternatives and similar repositories for tinytapeout-ihp-0p1
Users that are interested in tinytapeout-ihp-0p1 are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆58Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- Drawio => VHDL and Verilog☆57Updated last year
- Fabric generator and CAD tools graphical frontend☆14Updated last month
- Efabless mpw7 submission☆13Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆56Updated this week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Flip flop setup, hold & metastability explorer tool☆49Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆30Updated 4 years ago
- ☆39Updated 2 years ago
- ☆61Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆60Updated 2 months ago