TinyTapeout / tinytapeout-ihp-0p1
Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
☆17Updated last month
Alternatives and similar repositories for tinytapeout-ihp-0p1:
Users that are interested in tinytapeout-ihp-0p1 are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- ☆59Updated 3 years ago
- ☆31Updated 3 months ago
- ☆33Updated 2 years ago
- SAR ADC on tiny tapeout☆38Updated 3 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆39Updated 2 years ago
- ☆41Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆47Updated 3 weeks ago
- A padring generator for ASICs☆25Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated last month
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- RISC-V Nox core☆62Updated last month
- Drawio => VHDL and Verilog☆55Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated this week
- FPGA250 aboard the eFabless Caravel☆29Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- ☆12Updated 2 years ago