TinyTapeout / tinytapeout-ihp-0p1Links
Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
☆19Updated 8 months ago
Alternatives and similar repositories for tinytapeout-ihp-0p1
Users that are interested in tinytapeout-ihp-0p1 are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆51Updated last week
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 3 months ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆20Updated last week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated 2 months ago
- ☆38Updated 2 years ago
- ☆30Updated 4 years ago
- Efabless mpw7 submission☆13Updated last year
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆73Updated this week
- A padring generator for ASICs☆25Updated 2 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- Tiny Tapeout project build tools + chip integration scripts☆28Updated last week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated 2 weeks ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago