TinyTapeout / tinytapeout-ihp-0p1
Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
☆14Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for tinytapeout-ihp-0p1
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆17Updated 5 months ago
- ☆29Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆45Updated last month
- A compact, configurable RISC-V core☆11Updated last week
- ☆39Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology☆17Updated last year
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 3 weeks ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- Efabless mpw7 submission☆13Updated 6 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆46Updated 2 years ago
- ☆22Updated last week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 9 months ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 4 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 7 months ago
- Wishbone interconnect utilities☆37Updated 5 months ago