TinyTapeout / tinytapeout-ihp-0p1
Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
☆16Updated this week
Alternatives and similar repositories for tinytapeout-ihp-0p1:
Users that are interested in tinytapeout-ihp-0p1 are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated this week
- A padring generator for ASICs☆25Updated last year
- ☆31Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 3 months ago
- SAR ADC on tiny tapeout☆39Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- A compact, configurable RISC-V core☆11Updated last month
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- ☆39Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 4 months ago
- RISC-V Nox core☆62Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated 3 weeks ago
- ☆40Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆4Updated 4 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆58Updated last week
- SystemVerilog Linter based on pyslang☆29Updated 2 months ago
- ☆20Updated 2 weeks ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆24Updated 2 weeks ago
- ☆9Updated last year
- Characterizer☆21Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- ☆33Updated 4 months ago
- ☆36Updated 2 years ago