TinyTapeout / tinytapeout-ihp-0p1Links
Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process
☆18Updated 3 months ago
Alternatives and similar repositories for tinytapeout-ihp-0p1
Users that are interested in tinytapeout-ihp-0p1 are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆52Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Drawio => VHDL and Verilog☆56Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Efabless mpw7 submission☆13Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆47Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆32Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated last month
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 weeks ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆30Updated 4 years ago
- ☆39Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated this week
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Fixed-point math library with VHDL, Python and MATLAB support☆25Updated 4 months ago