Alternatives and similar repositories for matbi_fpga_season_1

Users that are interested in matbi_fpga_season_1 are comparing it to the libraries listed below

• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 6 years ago
• Ashwin-Rajesh / Verilog_projects
  Some beginner projects using verilog HDL, along with some documentation on basic syntax
  ☆13Updated 4 years ago
• auxiliary / CacheSimulator
  A cache simulator in python
  ☆23Updated 8 years ago
• SimpleSSD / SimpleSSD
  Open-Source Licensed Educational SSD Simulator for High-Performance Storage and Full-System Evaluations
  ☆55Updated 3 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆42Updated 7 years ago
• sjp38 / masim
  memory access workload simulator
  ☆34Updated 3 months ago
• semisgdh / SGDH-RVSoC
  An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
  ☆27Updated last year
• sangwoojun / bluedbm
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Updated 2 years ago
• ngiambla / libmem
  ☆10Updated 2 years ago
• WukLab / FPGA-OS
  ☆35Updated 4 years ago
• NayanaBannur / 8-bit-RISC-Processor
  A Verilog RTL model of a simple 8-bit RISC processor
  ☆14Updated 6 years ago
• AngeloJacobo / FPGA_Asynchronous_FIFO
  FIFO implementation with different clock domains for read and write.
  ☆14Updated 4 years ago
• pulp-platform / apb_timer
  APB Timer Unit
  ☆13Updated last month
• mcrl / soff-compiler
  ☆29Updated 5 years ago
• yousei-github / ChampSim-Ramulator
  A simulator integrates ChampSim and Ramulator.
  ☆18Updated 3 months ago
• efeslab / optimus-hypervisor
  ☆20Updated 4 years ago
• comparch-security / chipyard-random-llc
  A Rocket-Chip with a Dynamically Randomized LLC
  ☆13Updated last year
• PrincetonUniversity / primesim
  A parallel and distributed simulator for thousand-core chips
  ☆26Updated 7 years ago
• CMU-SAFARI / BDICompression
  Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…
  ☆28Updated 10 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆29Updated 5 years ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆22Updated 5 years ago
• sstsimulator / sst-tutorials
  Tutorial Material from the SST Team
  ☆25Updated 3 months ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆44Updated 4 months ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆26Updated 5 years ago
• etri / nest-compiler
  NEST Compiler
  ☆119Updated 9 months ago
• hsa-ees / paranut
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆36Updated 2 years ago
• pcie-bench / pcie-model
  ☆71Updated 9 months ago
• programmable-scheduling / pifo-hardware
  ☆34Updated 9 years ago
• fpgasystems / FPGA-Recommendation-Accelerator
  MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions
  ☆18Updated 4 years ago
• etri / nest-os
  ☆15Updated 3 years ago