IUST-Computer-Organization / LUMOS
Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for LUMOS
- RISC-V Embedded Processor for Approximate Computing☆119Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆53Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆50Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆68Updated 11 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- ☆10Updated 4 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆40Updated last week
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- ☆13Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆20Updated 5 months ago
- ☆26Updated 7 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆18Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- ☆11Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 8 months ago
- ☆52Updated last year
- ☆39Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- ☆16Updated last year
- Implementation of RISC-V RV32I☆13Updated 2 years ago
- Verilog/SystemVerilog Guide☆55Updated 10 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆46Updated 7 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆37Updated 11 months ago