IUST-Computer-Organization / LUMOSLinks
Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Updated 9 months ago
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below
Sorting:
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 4 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆25Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- Structured UVM Course☆50Updated last year
- ☆13Updated 6 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆37Updated 2 months ago
- Design Verification Engineer interview preparation guide.☆38Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- ☆43Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆58Updated last week
- Static Timing Analysis Full Course☆60Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- ☆13Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- A compact, configurable RISC-V core☆12Updated 2 months ago
- Complete tutorial code.☆21Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 3 weeks ago
- ☆17Updated 2 years ago
- ☆41Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago