IUST-Computer-Organization / LUMOSLinks
Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Updated 7 months ago
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below
Sorting:
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 2 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- ☆42Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆13Updated 9 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated 3 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆62Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated this week
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- ☆12Updated 4 months ago
- ☆41Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆13Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- Structured UVM Course☆47Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Design Verification Engineer interview preparation guide.☆33Updated last month
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated last month
- System Verilog BootCamp☆25Updated 3 years ago
- SystemVerilog RTL Linter for YoSys☆21Updated 9 months ago
- ☆36Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated last week