IUST-Computer-Organization / LUMOS
Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Updated 2 months ago
Alternatives and similar repositories for LUMOS:
Users that are interested in LUMOS are comparing it to the libraries listed below
- RISC-V Embedded Processor for Approximate Computing☆123Updated 3 weeks ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated last week
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- ☆14Updated last year
- ☆12Updated last month
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆10Updated 7 months ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- ☆28Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆65Updated this week
- Complete tutorial code.☆17Updated 10 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆16Updated 11 months ago
- ☆15Updated 8 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆67Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆66Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆11Updated last month
- Architectural design of data router in verilog☆29Updated 5 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- ☆17Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆84Updated last year