Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆49Jan 4, 2025Updated last year
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated last year
- This repo provide an index of VLSI content creators and their materials☆171Aug 21, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Examples for using pyuvm☆21Jun 5, 2024Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆18Aug 24, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- ☆11May 30, 2024Updated 2 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 8 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 3 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Mar 25, 2022Updated 4 years ago
- ☆23Oct 6, 2025Updated 8 months ago
- some books and papers and stuff☆15Sep 25, 2024Updated last year
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆51May 16, 2026Updated 3 weeks ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 7 months ago
- Naive Educational RISC V processor☆95Oct 12, 2025Updated 8 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- ☆17Apr 14, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆56Jun 19, 2021Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆148Oct 2, 2025Updated 8 months ago
- Examples of how to approach server side rendering using Deno, Oak, and Handlebars.☆16Feb 1, 2023Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- ☆14Jul 8, 2022Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- Self checking RISC-V directed tests☆124Jun 3, 2025Updated last year
- STM32 BluePill as USB SD Card reader in SPI mode with SPL☆14Jan 11, 2022Updated 4 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Formal Verification Framework☆198Jun 3, 2026Updated last week
- RV32I Implementation on TangNano9K☆12Dec 24, 2022Updated 3 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated 2 months ago
- ☆24May 14, 2025Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago