Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆49Jan 4, 2025Updated last year
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Reconfigurable RISC-V Core for Approximate Computing☆130May 30, 2025Updated 9 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A modular and multifunctional embedded platform designed for mobile robotics applications.☆16Jun 3, 2024Updated last year
- ☆12Dec 17, 2024Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 11 months ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- ☆11May 30, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- ☆13Mar 25, 2022Updated 4 years ago
- ☆21Oct 6, 2025Updated 5 months ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 4 months ago
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 5 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆47Nov 7, 2025Updated 4 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆55Jun 19, 2021Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆140Oct 2, 2025Updated 5 months ago
- An STM32 HAL library for the SHT2x temperature/humidity sensor series.☆22May 12, 2021Updated 4 years ago
- ☆14Apr 14, 2023Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆85Jan 28, 2026Updated last month
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- RV32I Implementation on TangNano9K☆11Dec 24, 2022Updated 3 years ago
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V Formal Verification Framework☆185Mar 3, 2026Updated 3 weeks ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated this week
- ☆22May 14, 2025Updated 10 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- ORIentate tutorial: SLAM and factor graphs☆15Nov 2, 2024Updated last year