IUST-Computer-Organization / LUMOSLinks
Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Updated 9 months ago
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below
Sorting:
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 4 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆26Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆50Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- ☆13Updated this week
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- ☆13Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- ☆43Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆89Updated last year
- ☆17Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆91Updated 4 months ago
- Structured UVM Course☆51Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- A compact, configurable RISC-V core☆12Updated 2 months ago
- ☆37Updated 4 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 3 weeks ago