IUST-Computer-Organization / LUMOSLinks
Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Updated 5 months ago
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below
Sorting:
- RISC-V Embedded Processor for Approximate Computing☆125Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- ☆12Updated 2 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- ☆15Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆14Updated 3 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆30Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- ☆41Updated 3 years ago
- APB master and slave developed in RTL.☆15Updated 2 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated 11 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆22Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆48Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- ☆12Updated 10 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆74Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- System Verilog BootCamp☆24Updated 3 years ago
- ☆10Updated 2 years ago
- UART implementation using verilog☆19Updated 2 years ago
- Complete tutorial code.☆20Updated last year