Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor
☆48Jan 4, 2025Updated last year
Alternatives and similar repositories for LUMOS
Users that are interested in LUMOS are comparing it to the libraries listed below
Sorting:
- A Reconfigurable RISC-V Core for Approximate Computing☆129May 30, 2025Updated 9 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- ☆11May 30, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- ☆19Oct 6, 2025Updated 4 months ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- Examples for using pyuvm☆21Jun 5, 2024Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- ☆12Dec 17, 2024Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆41Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆82Jan 28, 2026Updated last month
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆136Oct 2, 2025Updated 5 months ago
- ☆26Sep 3, 2020Updated 5 years ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- ☆13Mar 25, 2022Updated 3 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- Repository of antsdr firmware make☆91Feb 10, 2026Updated 2 weeks ago
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 4 months ago
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Dec 4, 2020Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165May 11, 2023Updated 2 years ago
- A minimal Database Management System that prioritizes storage space usage and fast lookup/query times.☆12Apr 15, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- ☆17Jul 12, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- human-in-the-loop HDL training tool☆42Feb 27, 2024Updated 2 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- RK0 | The Real-Time Kernel '0'☆13Updated this week