efabless / chipcraft---mest-course
☆33Updated last month
Alternatives and similar repositories for chipcraft---mest-course:
Users that are interested in chipcraft---mest-course are comparing it to the libraries listed below
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆141Updated 5 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- An overview of TL-Verilog resources and projects☆73Updated 11 months ago
- ☆13Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- Home of the open-source EDA course.☆33Updated this week
- ☆130Updated 2 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆13Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆54Updated 10 months ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆146Updated 2 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆119Updated 6 months ago
- ☆15Updated 7 months ago
- ☆73Updated last month
- ☆12Updated this week
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- SystemVerilog Tutorial☆123Updated this week
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 5 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆56Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆58Updated 2 months ago
- Complete tutorial code.☆15Updated 9 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆43Updated 3 weeks ago
- ☆40Updated last year
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 6 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆105Updated 2 years ago