☆37Jul 12, 2025Updated 7 months ago
Alternatives and similar repositories for chipcraft---mest-course
Users that are interested in chipcraft---mest-course are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆10Feb 16, 2026Updated 2 weeks ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Feb 16, 2022Updated 4 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Apr 18, 2025Updated 10 months ago
- Learning exercises for CHERI☆21Jun 30, 2025Updated 8 months ago
- ☆120Feb 17, 2026Updated 2 weeks ago
- CVA6 softcore contest☆22Feb 16, 2026Updated 2 weeks ago
- ☆36Feb 2, 2026Updated last month
- Embedded IoT Platform for IoT projects based in Arduino and PlatformIO☆11Aug 8, 2021Updated 4 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆784Feb 26, 2026Updated last week
- ☆29Mar 15, 2024Updated last year
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- My blog and its static site generator☆10Oct 28, 2024Updated last year
- Task scheduler with high availability.☆12Jul 26, 2021Updated 4 years ago
- An workshop for learning libp2p programming from scratch☆12Feb 5, 2026Updated last month
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- Dev board for RP2040 and FUSB302B☆12Dec 20, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- CS 380D Distributed Systems at UT Austin with Vijay Chidambaram☆12Oct 19, 2023Updated 2 years ago
- SAR ADC on tiny tapeout☆47Jan 29, 2025Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Material design touch ripple with advanced functionality for react native.☆13Sep 26, 2020Updated 5 years ago
- Python API for Ansys Lumerical☆22Updated this week
- ☆17Jul 12, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- Code for paper: Narrowing the Gap Between Serverless and its State with Storage Functions☆12Jul 10, 2020Updated 5 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆107Aug 21, 2024Updated last year
- free5GC official site☆14Feb 24, 2026Updated last week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year