My notes for DDR3 SDRAM controller
☆47Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for DDR3-Notes
Users that are interested in DDR3-Notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Opensource DDR3 Controller☆428Jan 18, 2026Updated 3 months ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- ☆48Apr 7, 2024Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- A simple OpenGL 3.2 example using MSVS 2010 and freeglut☆12Feb 4, 2013Updated 13 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆31Jan 23, 2024Updated 2 years ago
- A fork of https://ixo-jtag.sourceforge.net/ with a CPLD design fix☆16Jul 27, 2024Updated last year
- ROM Dumps of my retro hardwares☆16Dec 13, 2022Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Tiny programs from various sources, for testing softcores☆140Aug 14, 2025Updated 8 months ago
- bazel build rules for creating ebooks in PDF, EPUB and MOBI format☆12Apr 26, 2026Updated last week
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆589Oct 10, 2021Updated 4 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Apr 26, 2026Updated last week
- ☆18Jun 3, 2017Updated 8 years ago
- ☆116Jan 22, 2023Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆69Apr 24, 2026Updated last week
- SoC for muntjac☆13Jun 18, 2025Updated 10 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆73Jul 25, 2023Updated 2 years ago
- Nix flake for openXC7☆48Mar 2, 2026Updated 2 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated this week
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆23Mar 3, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆28Apr 23, 2026Updated last week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆98Oct 17, 2025Updated 6 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆31Jun 27, 2022Updated 3 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 3 months ago
- ☆21Nov 12, 2025Updated 5 months ago
- A simple website made by Eren☆10Jan 19, 2025Updated last year
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year