My notes for DDR3 SDRAM controller
☆54Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for DDR3-Notes
Users that are interested in DDR3-Notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- Opensource DDR3 Controller☆457Jun 12, 2026Updated 3 weeks ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Dec 1, 2024Updated last year
- ☆48Apr 7, 2024Updated 2 years ago
- Wiki and documentation for 2D graphics projects☆10Mar 21, 2025Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Jun 22, 2024Updated 2 years ago
- ☆11Jul 2, 2021Updated 5 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆35Jan 23, 2024Updated 2 years ago
- ROM Dumps of my retro hardwares☆16Dec 13, 2022Updated 3 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Tiny programs from various sources, for testing softcores☆143Aug 14, 2025Updated 10 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆605Oct 10, 2021Updated 4 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated 2 months ago
- ☆11Jan 2, 2026Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Updated this week
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- ☆117Jan 22, 2023Updated 3 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆76Jun 24, 2026Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆72Apr 14, 2024Updated 2 years ago
- SoC for muntjac☆13Jun 18, 2025Updated last year
- Waveform Generator☆12Jul 18, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Nix flake for openXC7☆55Jun 8, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated 2 months ago
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆34Apr 23, 2026Updated 2 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆102Oct 17, 2025Updated 8 months ago
- ☆17Apr 14, 2023Updated 3 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 5 months ago
- The memory model was leveraged from micron.☆31Mar 24, 2018Updated 8 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆39Jan 11, 2026Updated 5 months ago