My notes for DDR3 SDRAM controller
☆44Feb 23, 2023Updated 3 years ago
Alternatives and similar repositories for DDR3-Notes
Users that are interested in DDR3-Notes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- Opensource DDR3 Controller☆422Jan 18, 2026Updated 2 months ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- ☆48Apr 7, 2024Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆30Jan 23, 2024Updated 2 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- Simple site using Bazel Golang WASM and Proto☆10Aug 9, 2023Updated 2 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Tiny programs from various sources, for testing softcores☆139Aug 14, 2025Updated 7 months ago
- bazel build rules for creating ebooks in PDF, EPUB and MOBI format☆12Mar 15, 2026Updated last week
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆575Oct 10, 2021Updated 4 years ago
- CVA6 softcore contest☆22Mar 9, 2026Updated 2 weeks ago
- bazel-bats: bazel test rules for the BATS testing framework (based on bats-core)☆12Mar 15, 2026Updated last week
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- ☆18Jun 3, 2017Updated 8 years ago
- ☆116Jan 22, 2023Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆68Jul 25, 2023Updated 2 years ago
- Manythread RISC-V overlay for FPGA clusters☆39Sep 16, 2025Updated 6 months ago
- Waveform Generator☆11Jul 18, 2022Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Nix flake for openXC7☆46Mar 2, 2026Updated 3 weeks ago
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated last month
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆23Jul 31, 2025Updated 7 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆21Mar 3, 2026Updated 2 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆96Oct 17, 2025Updated 5 months ago
- ☆14Apr 14, 2023Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated 2 months ago
- ☆21Nov 12, 2025Updated 4 months ago
- General Purpose AXI Direct Memory Access☆64May 12, 2024Updated last year
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago
- A simple website made by Eren☆10Jan 19, 2025Updated last year