munetomo-maruyama / mmRISC-1View external linksLinks
RISC-V RV32IMAFC Core for MCU
☆42Feb 1, 2025Updated last year
Alternatives and similar repositories for mmRISC-1
Users that are interested in mmRISC-1 are comparing it to the libraries listed below
Sorting:
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- HARV - HArdened Risc-V☆15Mar 10, 2022Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- Parasitic capacitance analysis of foundry metal stackups☆16Jan 12, 2026Updated last month
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆17Dec 1, 2022Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Feb 2, 2026Updated last week
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Sep 21, 2022Updated 3 years ago
- A Arduino package for nRF52 that integrated with OpenThread☆18Feb 2, 2022Updated 4 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47May 10, 2024Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆26Feb 2, 2026Updated last week
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 3 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Feb 4, 2026Updated last week
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- ☆28Jan 18, 2021Updated 5 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆332Dec 2, 2025Updated 2 months ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- A Go library for managing asynchronous jobs using AWS SQS☆14Feb 6, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Updated this week
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Feb 6, 2026Updated last week
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Verification of an Asynchronous FIFO using UVM & SVA☆12Jun 26, 2025Updated 7 months ago
- Analyse and visualize DMARC results using open-source tools☆11Apr 21, 2025Updated 9 months ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆19Updated this week
- Python distributed lock with mongodb backend☆13Jun 11, 2023Updated 2 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- Linux-3.14 kernel for RZ/A1☆10Oct 17, 2018Updated 7 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago