An open-source 32-bit RISC-V soft-core processor
☆47Sep 1, 2025Updated 8 months ago
Alternatives and similar repositories for riscv-atom
Users that are interested in riscv-atom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A simple serial console utility☆18May 4, 2026Updated 3 weeks ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12May 6, 2026Updated 3 weeks ago
- Minimal implementation of Raybox HDL ray caster concept☆27Nov 24, 2025Updated 6 months ago
- wafer.space GF180MCU Run 1☆30Apr 27, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆14Mar 13, 2026Updated 2 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Direct Access Memory for MPSoC☆13May 20, 2026Updated last week
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆33Jan 23, 2024Updated 2 years ago
- ☆13May 5, 2023Updated 3 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- ☆12Jan 25, 2024Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆52Dec 18, 2025Updated 5 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 4 years ago
- RIA Web Application Framework for HTML5 Canvas inspired by Adobe Flex / Flash. Style-able, skin-able, customize-able Javascript UI compon…☆24Nov 6, 2019Updated 6 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Toy-Purpose TPU Simulator☆22Jun 7, 2024Updated last year
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Mar 18, 2026Updated 2 months ago
- Learn RISC-V☆22Dec 5, 2024Updated last year
- Ecmascript engine for C☆13Nov 14, 2020Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- Ariane is a 6-stage RISC-V CPU☆157Dec 4, 2019Updated 6 years ago
- Baremetal examples for the Raspberry Pi 3☆26Jan 6, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37May 20, 2026Updated last week
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- CORE-V Family of RISC-V Cores☆351Mar 31, 2026Updated last month
- ideas and eda software for vlsi design☆51Updated this week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆118May 14, 2026Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆102Mar 29, 2024Updated 2 years ago