An open-source 32-bit RISC-V soft-core processor
☆47Sep 1, 2025Updated 8 months ago
Alternatives and similar repositories for riscv-atom
Users that are interested in riscv-atom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Apr 21, 2022Updated 4 years ago
- Minimal implementation of Raybox HDL ray caster concept☆27Nov 24, 2025Updated 5 months ago
- ☆14Mar 13, 2026Updated last month
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- A small RTOS for ARM Cortex-M3/M4 based Microcontrollers.☆47Oct 31, 2021Updated 4 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 2 years ago
- Direct Access Memory for MPSoC☆13Apr 19, 2026Updated 2 weeks ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆31Jan 23, 2024Updated 2 years ago
- ☆13May 5, 2023Updated 3 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Nov 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small SERV-based SoC primarily for OpenMPW tapeout☆51Dec 18, 2025Updated 4 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- RIA Web Application Framework for HTML5 Canvas inspired by Adobe Flex / Flash. Style-able, skin-able, customize-able Javascript UI compon…☆24Nov 6, 2019Updated 6 years ago
- This is the source codes of the work by Merkofer et al. in ICASSP 2022; I lost my MATLAB codes of my work on DeepMUSIC algorithm. But tha…☆15Jun 4, 2022Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Mar 18, 2026Updated last month
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pier3 is a CMS - http://www.piercms.com/☆12Apr 9, 2026Updated 3 weeks ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Learn RISC-V☆22Dec 5, 2024Updated last year
- A framework to make C memory safe☆13Sep 20, 2022Updated 3 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated last year
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆29Apr 3, 2025Updated last year
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- CORE-V Family of RISC-V Cores☆351Mar 31, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- ☆10Jun 17, 2021Updated 4 years ago
- ideas and eda software for vlsi design☆51Updated this week
- LiveWeb: web app framework for Smalltalk☆13Feb 1, 2024Updated 2 years ago
- 🧶 Minimal CSS framework built upon & extended by UnoCSS☆14Oct 14, 2024Updated last year
- Python framework code for cs173/fall 2012☆17Dec 4, 2012Updated 13 years ago
- Database drivers for the Pharo language☆11Jan 7, 2020Updated 6 years ago