santifs / ultrasonic-sensor
Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.
☆12Updated 5 years ago
Alternatives and similar repositories for ultrasonic-sensor:
Users that are interested in ultrasonic-sensor are comparing it to the libraries listed below
- Master-thesis-final☆19Updated last year
- Lecture about FIR filter on an FPGA☆12Updated 11 months ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆10Updated 5 years ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- MPU6050 interface for fpga☆10Updated 4 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆16Updated 3 years ago
- ☆19Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- ☆55Updated 2 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆36Updated 5 years ago
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆23Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- RISC-V RV32IMAFC Core for MCU☆36Updated 2 months ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆17Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 9 months ago
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆15Updated 8 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- ☆37Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- Verilog Driver for the ILI9341 TFT Module☆23Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- A compact, configurable RISC-V core☆11Updated last month
- MMC (and derivative standards) host controller☆24Updated 4 years ago