raulbehl / 100DaysOfRTLLinks
100 Days of RTL
☆403Updated last year
Alternatives and similar repositories for 100DaysOfRTL
Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below
Sorting:
- ☆117Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆284Updated 7 months ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆27Updated 11 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆103Updated 2 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆166Updated last year
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- ☆170Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- lowRISC Style Guides☆474Updated last month
- The UVM written in Python☆489Updated last week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆439Updated 5 months ago
- SystemVerilog Tutorial☆185Updated last month
- Reference examples and short projects using UVM Methodology☆286Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆204Updated 8 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆127Updated 2 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆114Updated 11 years ago
- ☆15Updated 2 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Updated 2 years ago
- AXI interface modules for Cocotb☆304Updated 3 months ago
- Awesome ASIC design verification☆337Updated 3 years ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- Implementation of RISC-V RV32I☆26Updated 3 years ago
- training labs and examples☆443Updated 3 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆21Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆37Updated 8 years ago
- AMBA AXI VIP☆435Updated last year
- Contains the code examples from The UVM Primer Book sorted by chapters.☆589Updated 4 years ago