Alternatives and similar repositories for 100DaysOfRTL

Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆429Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆429Updated 8 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆249Updated this week
• Ummidichandrika / 100-Days-of-RTL
  ☆111Updated last year
• raysalemi / Python4RTLVerification
  ☆159Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆150Updated 9 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆423Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆541Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆189Updated 8 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆271Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆402Updated 11 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆262Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆300Updated 3 years ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆13Updated 4 months ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆78Updated last year
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 6 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆251Updated 3 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆391Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆426Updated 3 weeks ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆193Updated 4 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆247Updated 11 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆102Updated 11 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆575Updated last week
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆254Updated 3 months ago
• kartiksamtani / 100DaysOfRTL
  This is a passion project where I aim to explore the RTL design topics of my interest.
  ☆14Updated 2 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• svunit / svunit
  ☆201Updated 3 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆440Updated 5 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆123Updated last year