Alternatives and similar repositories for 100DaysOfRTL:

Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below

• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆147Updated 7 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆235Updated 8 months ago
• Ummidichandrika / 100-Days-of-RTL
  ☆106Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆409Updated 6 months ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆11Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated last week
• raysalemi / Python4RTLVerification
  ☆152Updated 2 years ago
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 4 months ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆184Updated 7 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆261Updated 2 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆118Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆518Updated 3 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆247Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆388Updated 9 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆514Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆531Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆318Updated 11 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• Prajwal-ECE / RTL-Coding
  ☆9Updated 2 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆290Updated 3 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆241Updated 11 years ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆68Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆411Updated 2 weeks ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆319Updated 6 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆562Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆375Updated last month
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆138Updated last week
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆119Updated 3 years ago