Alternatives and similar repositories for 100DaysOfRTL

Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below

• Ummidichandrika / 100-Days-of-RTL
  ☆113Updated last year
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆152Updated 10 months ago
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆259Updated last month
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆17Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆440Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆440Updated last month
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated last year
• raysalemi / Python4RTLVerification
  ☆161Updated 2 years ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆359Updated 2 months ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆83Updated 2 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆192Updated 8 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆105Updated 11 years ago
• rpjayaraman / DV-resource
  A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.
  ☆19Updated last month
• karribharathi / 100-Days-of-RTL
  ☆16Updated last year
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆132Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆426Updated 2 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆275Updated 3 years ago
• bpvsr / 2_Interview_Questions
  # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…
  ☆22Updated last week
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆159Updated 2 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆406Updated last month
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆556Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆410Updated last year
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated 9 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆270Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆311Updated 3 years ago
• vinayrayapati / rv32i
  Implementation of RISC-V RV32I
  ☆19Updated 2 years ago
• FPGADude / Digital-Design
  Verilog HDL files
  ☆146Updated last year
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆33Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆634Updated last week
• fayizferosh / soc-design-and-planning-nasscom-vsd
  2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…
  ☆25Updated last year