Alternatives and similar repositories for 100DaysOfRTL

Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below

• pyuvm / pyuvm
  The UVM written in Python
  ☆434Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆546Updated 3 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆150Updated 10 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆438Updated 2 weeks ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆189Updated 8 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆307Updated 3 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆582Updated 2 weeks ago
• Ummidichandrika / 100-Days-of-RTL
  ☆111Updated last year
• raysalemi / Python4RTLVerification
  ☆160Updated 2 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆128Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆629Updated this week
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆255Updated 3 weeks ago
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆14Updated 5 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆273Updated 3 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆353Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆267Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆328Updated this week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆424Updated 2 years ago
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 7 months ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆196Updated 4 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆102Updated 11 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆397Updated 3 weeks ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆405Updated 11 months ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆257Updated 4 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆252Updated 4 months ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆533Updated last year
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆352Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆427Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago