Alternatives and similar repositories for 100DaysOfRTL

Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below

• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆264Updated 3 months ago
• Ummidichandrika / 100-Days-of-RTL
  ☆114Updated last year
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆156Updated last year
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆23Updated 7 months ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆90Updated 2 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆450Updated 2 months ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆381Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆450Updated last month
• raysalemi / Python4RTLVerification
  ☆163Updated 2 years ago
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated 2 years ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆164Updated 3 months ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆431Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆197Updated 8 years ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆115Updated 3 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆564Updated 3 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆150Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆278Updated last year
• karribharathi / 100-Days-of-RTL
  ☆16Updated last year
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆280Updated 3 years ago
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆109Updated 11 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆320Updated 3 years ago
• yathAg / openroad_vsd_7nmContest
  ☆15Updated 2 years ago
• harshithsn / Universal-Shift-Register
  This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…
  ☆11Updated 3 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆419Updated last week
• asinghani / open-eda-course
  Curriculum for a university course to teach chip design using open source EDA tools
  ☆107Updated last year
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆30Updated last month
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆24Updated last year
• pengwubj / hw_interview_questions
  A collection of commonly asked RTL design interview questions
  ☆31Updated 8 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆417Updated last year
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated 11 months ago