Alternatives and similar repositories for 100DaysOfRTL:

Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below

• Ummidichandrika / 100-Days-of-RTL
  ☆108Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆400Updated last month
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆411Updated 2 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆255Updated 2 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆181Updated 7 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆507Updated 3 years ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆141Updated 5 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆224Updated 6 months ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆280Updated 3 years ago
• raysalemi / Python4RTLVerification
  ☆130Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆377Updated 7 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆360Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆547Updated this week
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆123Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆248Updated last week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆489Updated this week
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆236Updated 11 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆232Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆64Updated last year
• Prajwal-ECE / RTL-Coding
  ☆9Updated 2 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• alfadelta10010 / COD-Lab
  Instructions & Assignments for COD Lab - UE22EC352A
  ☆4Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• naragece / uvm-testbench-tutorial-simple-adder
  A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
  ☆98Updated 10 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆105Updated last year
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆145Updated 4 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆179Updated 4 years ago