100 Days of RTL
☆408Aug 15, 2024Updated last year
Alternatives and similar repositories for 100DaysOfRTL
Users that are interested in 100DaysOfRTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆117Dec 24, 2023Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆111Jul 9, 2023Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆26Aug 11, 2022Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- ☆44Jul 20, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Apr 26, 2023Updated 2 years ago
- ☆176Sep 11, 2022Updated 3 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆20Jan 15, 2023Updated 3 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆301May 30, 2025Updated 9 months ago
- ☆22May 25, 2023Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- ☆15Sep 16, 2022Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- ☆18Feb 26, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆11Apr 22, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 27, 2022Updated 3 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Trying to get a new skill☆32Dec 31, 2024Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- This repo provide an index of VLSI content creators and their materials☆167Aug 21, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆386Apr 13, 2023Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- List of awesome open source hardware projects☆359Jan 2, 2023Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆86Mar 19, 2026Updated last week
- An open source CPU design and verification platform for academia☆121Aug 22, 2025Updated 7 months ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated 10 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,290Mar 2, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- List of awesome semiconductor startups☆715Feb 26, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,727Updated this week
- ☆16Apr 8, 2023Updated 2 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 2 months ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated last month