bu-icsg / ProcessorFuzzLinks
☆12Updated 10 months ago
Alternatives and similar repositories for ProcessorFuzz
Users that are interested in ProcessorFuzz are comparing it to the libraries listed below
Sorting:
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆16Updated last month
- ☆16Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month
- Code repository for Coppelia tool☆23Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 weeks ago
- Hack@DAC 2021☆10Updated 11 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated this week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 8 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- ☆19Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ☆12Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 5 months ago
- Source files to reproduce the results shown for A-QED at DAC 2020☆8Updated 4 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- Automated Repair of Verilog Hardware Descriptions☆32Updated 6 months ago
- ☆25Updated 2 years ago
- ☆13Updated 4 years ago
- ☆17Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆34Updated 8 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆20Updated 5 months ago
- Reasoning LLMs optimized for Chisel code generation☆17Updated 3 weeks ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆15Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- ☆16Updated 5 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆107Updated 3 years ago