Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
☆21Apr 7, 2026Updated 5 months ago
Alternatives and similar repositories for gatemate-riscv
Users that are interested in gatemate-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 2 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆102May 8, 2026Updated 4 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 5 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆21Jun 13, 2025Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 6 months ago
- Hardware Description Language Translator☆19Aug 7, 2026Updated last month
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Aug 28, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ULX5M with GateMate with SDRAM☆62Aug 20, 2026Updated 2 weeks ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 11 months ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 6 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- ☆17Aug 16, 2023Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Master-thesis-final☆20Oct 9, 2023Updated 2 years ago
- Eis Computer☆16Apr 26, 2023Updated 3 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- VHDL related news.☆27Updated this week
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- Digital FM Radio Receiver for FPGA☆66Dec 26, 2015Updated 10 years ago
- SJTU CS2951 Computer Architecture Course Project, A Verilog HDL implemented RISC-V CPU.☆11Jan 15, 2022Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆15Jul 28, 2026Updated last month
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆25Jul 30, 2026Updated last month
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- Small tweaks of standart Adwaita theme for my desktop (based on adw-mod currently).☆11Aug 29, 2026Updated last week
- A small C library that implements TOTP, compatible with Google Authenticator☆28Jul 26, 2023Updated 3 years ago
- ☆25Jul 6, 2026Updated 2 months ago
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago