fm4dd / gatemate-riscv
RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
☆12Updated last month
Related projects ⓘ
Alternatives and complementary repositories for gatemate-riscv
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆28Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- ☆15Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆47Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆73Updated 2 months ago
- ☆33Updated last year
- A SoC for DOOM☆16Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆45Updated this week
- Virtual development board for HDL design☆39Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- A collection of SPI related cores☆15Updated last week
- USB virtual model in C++ for Verilog☆28Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated this week
- Dual-issue RV64IM processor for fun & learning☆57Updated last year
- A Risc-V SoC for Tiny Tapeout☆11Updated this week
- ☆29Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆57Updated 3 years ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 3 weeks ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year