fm4dd / gatemate-riscv
RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
☆12Updated last month
Alternatives and similar repositories for gatemate-riscv:
Users that are interested in gatemate-riscv are comparing it to the libraries listed below
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Quite OK image compression Verilog implementation☆21Updated 4 months ago
- A SoC for DOOM☆17Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- A pipelined RISC-V processor☆55Updated last year
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- RISC-V RV32E core designed for minimal area☆14Updated 5 months ago
- ☆13Updated 3 weeks ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated last year
- ☆15Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Löwe FPGA Board☆12Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆25Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago