Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
☆22Apr 7, 2026Updated 7 months ago
Alternatives and similar repositories for gatemate-riscv
Users that are interested in gatemate-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆48Oct 19, 2026Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆66Nov 14, 2025Updated 11 months ago
- Collected article documents in PDF covering subject with co-simulation, embedded systems, software development and logic design and verif…☆13Sep 16, 2026Updated last month
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆21Jun 13, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated 2 weeks ago
- ULX5M with GateMate with SDRAM☆66Oct 25, 2026Updated last week
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- A compact, configurable RISC-V core☆11Jul 31, 2025Updated last year
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Hardware Description Language Translator☆19Updated this week
- A RISC-V TestRIG Verification Engine based on QuickCheck☆12Oct 5, 2026Updated last month
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- only display GPU☆10Mar 6, 2025Updated last year
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- A Curated Directory of Awesome Cologne Chips' GateMate FPGA Links.☆35Feb 21, 2026Updated 8 months ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- GateMate's PHY Interface for PCI Express (PIPE)☆15Oct 21, 2026Updated 2 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Updated this week
- Master-thesis-final☆18Oct 9, 2023Updated 3 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A catalog of my old-school GFX effects☆44Jan 30, 2024Updated 2 years ago
- Eis Computer☆16Apr 26, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- My personal collection of HSPICE simulations.☆11Jun 18, 2012Updated 14 years ago
- VHDL related news.☆27Updated this week
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆27Jun 14, 2020Updated 6 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week