fm4dd / gatemate-riscvLinks
RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
☆12Updated 4 months ago
Alternatives and similar repositories for gatemate-riscv
Users that are interested in gatemate-riscv are comparing it to the libraries listed below
Sorting:
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- A SoC for DOOM☆17Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆14Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- Library of FPGA architectures☆23Updated 3 weeks ago
- A pipelined RISC-V processor☆57Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- ☆33Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- RISC-V processor☆31Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- A collection of SPI related cores☆17Updated 8 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆17Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆62Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆59Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year