fm4dd / gatemate-riscvLinks
RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
☆12Updated 3 months ago
Alternatives and similar repositories for gatemate-riscv
Users that are interested in gatemate-riscv are comparing it to the libraries listed below
Sorting:
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A SoC for DOOM☆17Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆29Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A collection of SPI related cores☆17Updated 6 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- CMake based hardware build system☆23Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- Löwe FPGA Board☆12Updated last year
- ☆16Updated 3 weeks ago
- ☆15Updated 2 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- RISC-V RV32E core designed for minimal area☆16Updated 6 months ago
- ☆33Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago