0xtaruhi / RabbitLinks
☆21Updated 3 weeks ago
Alternatives and similar repositories for Rabbit
Users that are interested in Rabbit are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆134Updated 5 months ago
- DRA+RISC-V Exploration Framework☆18Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- ☆120Updated 5 years ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆88Updated 4 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- ☆76Updated 5 years ago
- ☆83Updated 6 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆97Updated 9 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22Updated last year
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Updated 2 years ago
- ☆42Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- AMD University Program HLS tutorial☆116Updated 11 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- Verilog implementation of Softmax function☆73Updated 3 years ago
- 基于FP16的二维脉动阵列电路设计☆11Updated 2 years ago
- ☆198Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- IC implementation of TPU☆135Updated 5 years ago
- ☆28Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- A list of our chiplet simulaters☆43Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆162Updated 2 months ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago