0xtaruhi / Rabbit
☆12Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for Rabbit
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- 关于移植模型至gemmini的文档☆14Updated 2 years ago
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆112Updated 7 months ago
- IC implementation of Systolic Array for TPU☆148Updated 3 weeks ago
- An integrated CGRA design framework☆83Updated this week
- ☆13Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆10Updated 3 months ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆82Updated 4 years ago
- ☆26Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- eyeriss-chisel3☆38Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- DRA+RISC-V Exploration Framework☆15Updated 10 months ago
- ☆60Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆123Updated last week
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆13Updated 5 years ago
- ☆61Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆10Updated 6 months ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- RTL implementation of Flex-DPE.☆90Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆24Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆121Updated 5 months ago