whik/UART_Demo_Verilog external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

whik/UART_Demo_Verilog

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/whik/UART_Demo_Verilog)

Close

whik / UART_Demo_VerilogView on GitHubMore

• External links
• Readme badge

基于Verilog实现的串口发送程序，带奇偶校验位。

☆12Aug 23, 2019Updated 6 years ago

Alternatives and similar repositories for UART_Demo_Verilog

Users that are interested in UART_Demo_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• BigPig-Bro / Encoder_JPEG

  View on GitHub
  在FPGA端实现JPEG编码（开发中……
  ☆13Oct 17, 2024Updated last year
• stephanosio / tc32-soft-float

  View on GitHub
  GNU libc Software Floating Point Library - Telink TC32 MCU Port
  ☆11Jul 2, 2017Updated 8 years ago
• ProfessorHuang / Basys2-Verilog-E-Piano

  View on GitHub
  本项目设计一个可以产生21种音阶的电子琴，由PS2键盘完成输入，在Basys2板识别处理后，产生特定频率声音，最后通过Pmod_AMP模块发出。
  ☆10Jul 21, 2019Updated 6 years ago
• Yongxiang-Guo / Verilog_uart_dac902

  View on GitHub
  适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
  ☆10Jul 10, 2019Updated 6 years ago
• atwood-cai / leste.js

  View on GitHub
  Leste.js is the last DOM library you'll ever need, 2.8K only
  ☆12Feb 15, 2016Updated 10 years ago
• Open source password manager - Proton Pass • Ad
  Securely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
• T-Firefly / firmware_doc

  View on GitHub
  Firmware update log
  ☆13Apr 12, 2021Updated 4 years ago
• Laulian / MxNet2Caffe-mobilefacenet

  View on GitHub
  Convert model from MXNet to Caffe,especially tested with MobilefaceNet and Resnet-50
  ☆10May 25, 2020Updated 5 years ago
• BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor

  View on GitHub
  Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
  ☆12Jan 15, 2022Updated 4 years ago
• hanwckf / linux-rk3328-box

  View on GitHub
  ☆14May 21, 2019Updated 6 years ago
• Yongxiang-Guo / Verilog_spi_flash

  View on GitHub
  SPI通信实现FLASH读写
  ☆17Mar 18, 2020Updated 6 years ago
• lulinchen / jpeg2000_open

  View on GitHub
  A simple JPEG2000 hardware encoder
  ☆25Sep 29, 2020Updated 5 years ago
• asicguy / spacex_uart

  View on GitHub
  Project and presentation for SpaceX Application
  ☆14Jul 21, 2017Updated 8 years ago
• FDscend / bibtex2gbt7714

  View on GitHub
  使用 Python 将 BibTeX 文件转换为 GB/T7714-2015 格式，支持可视操作、单一命令行、批量命令行
  ☆19Apr 14, 2024Updated last year
• wrtnode-sdk / openwrt

  View on GitHub
  WRTnode sdk
  ☆20Apr 5, 2018Updated 7 years ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• ptracton / UART_ECHO

  View on GitHub
  Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.
  ☆13May 5, 2015Updated 10 years ago
• muzilinxi90 / OpenMIPS

  View on GitHub
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Mar 4, 2017Updated 9 years ago
• freecores / i2cslave

  View on GitHub
  I2C Slave
  ☆14Jul 17, 2014Updated 11 years ago
• stanford-ssi / SpaceSalmon

  View on GitHub
  Code for SpaceSalmon Flight Computer
  ☆12Jan 11, 2024Updated 2 years ago
• buaa-ee / FPGA-Wave-Generator

  View on GitHub
  在Cyclone IV（EP4CE6F17C8）上实现的DDS信号发生器
  ☆18Dec 12, 2016Updated 9 years ago
• bamless / extlib

  View on GitHub
  c extended library
  ☆10Updated this week
• BigPig-Bro / Gowin

  View on GitHub
  【例程】国产高云FPGA 开发板及其工程
  ☆46Feb 2, 2026Updated last month
• pySART / pyA2L

  View on GitHub
  ASAM ASAP2 Library for Python
  ☆12Nov 11, 2016Updated 9 years ago
• Ant1882 / STM32F429-Tracealyzer-Demo

  View on GitHub
  Tracealyzer demonstration using STM32F429I-DISCO, streams over USB-CDC.
  ☆15Mar 7, 2018Updated 8 years ago
• Virtual machines for every use case on DigitalOcean • Ad
  Get dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
• DeamonYang / FPGA_FFT

  View on GitHub
  基于FPGA的FFT
  ☆19Feb 18, 2019Updated 7 years ago
• gschorcht / RIOT-Xtensa-ESP

  View on GitHub
  ESP8266 and ESP32 ports of RIOT-OS, for detailed information about RIOT-OS see
  ☆13Feb 17, 2026Updated last month
• Staok / HDL-FPGA-study-and-norms

  View on GitHub
  HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。
  ☆15Jun 9, 2023Updated 2 years ago
• sunyata000 / AMY_MCU

  View on GitHub
  A MCU implementation based PODES-M0O
  ☆19Jan 31, 2020Updated 6 years ago
• Wissance / QuickSPI

  View on GitHub
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆22Nov 21, 2017Updated 8 years ago
• juan0fran / STM32L4_CC1101

  View on GitHub
  STM32L4 with CC1101 chip integrated on SW-STM32 Eclipse Based IDE
  ☆12Dec 13, 2017Updated 8 years ago
• DeamonYang / FPGA_SDR

  View on GitHub
  软件无线电，使用FPGA进行正交解调。
  ☆23Feb 18, 2019Updated 7 years ago
• kgu3 / FLNet_AAAI2020

  View on GitHub
  FLNet: Landmark Driven Fetching and Learning Network for Faithful Talking Facial Animation Synthesis
  ☆26Nov 19, 2019Updated 6 years ago
• ntwong0 / verilog-spi

  View on GitHub
  This is a SPI Master Module Written in Verilog
  ☆14Aug 9, 2018Updated 7 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
• facebook / openbmc-uboot

  View on GitHub
  Tracking Denx Das u-boot with various trusted computing add-ons.
  ☆21Oct 23, 2025Updated 5 months ago
• lglglglgy / FPGA_smart_car

  View on GitHub
  FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪
  ☆22Jun 30, 2025Updated 8 months ago
• Verdvana / Oscilloscope

  View on GitHub
  基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。
  ☆29Dec 29, 2018Updated 7 years ago
• whc2uestc / BD3_FPGA

  View on GitHub
  新一代北斗卫星导航监测接收机的FPGA实现
  ☆31May 17, 2016Updated 9 years ago
• xiesicong / fpga_eth_dual_ov5640

  View on GitHub
  fpga读取摄像头数据上传到上位机，720P@60Hz
  ☆19Mar 15, 2021Updated 5 years ago
• rumengshanhe / ADPLL_base_Verilog

  View on GitHub
  基于Verilog实现的全数字锁相环
  ☆42Dec 6, 2021Updated 4 years ago
• iwxyi / Qt-InterestingIndicate

  View on GitHub
  [Qt] 带分解动画的三角形指示条
  ☆12Jan 4, 2021Updated 5 years ago