JeremyJiWZ / FPGALinks
computer hardware system including ps2/vga with tank war game in verilog and mips
☆20Updated 9 years ago
Alternatives and similar repositories for FPGA
Users that are interested in FPGA are comparing it to the libraries listed below
Sorting:
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board☆45Updated 7 years ago
- WISHBONE Builder☆15Updated 8 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Source code to accompany https://timetoexplore.net☆63Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- ☆38Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆15Updated 6 years ago
- A RISC-V processor☆15Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Portable HyperRAM controller☆58Updated 8 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 4 years ago
- openMSP430 CPU core (from OpenCores)☆22Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- turbo 8051☆29Updated 8 years ago
- MIDI synthesizer written in VHDL☆12Updated 13 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago