freecores / video_stream_scaler
Video Stream Scaler
☆40Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for video_stream_scaler
- use Verilog HDL implemente bicubic interpolation in FPGA☆18Updated 4 years ago
- UART -> AXI Bridge☆55Updated 3 years ago
- MIPI CSI-2 RX☆28Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- ☆46Updated 2 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆41Updated 2 years ago
- Verilog digital signal processing components☆104Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆42Updated 11 months ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆57Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆75Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- ☆28Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆16Updated 6 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- Extensible FPGA control platform☆53Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆31Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆55Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆17Updated 10 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆25Updated 9 years ago