freecores / video_stream_scalerLinks
Video Stream Scaler
☆40Updated 11 years ago
Alternatives and similar repositories for video_stream_scaler
Users that are interested in video_stream_scaler are comparing it to the libraries listed below
Sorting:
- use Verilog HDL implemente bicubic interpolation in FPGA☆27Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- ☆31Updated 5 years ago
- ☆79Updated 3 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- ☆27Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- Verilog modules required to get the OV7670 camera working☆74Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆61Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago