BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editorLinks
Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
☆12Updated 3 years ago
Alternatives and similar repositories for Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor
Users that are interested in Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor are comparing it to the libraries listed below
Sorting:
- Collection of projects for various FPGA development boards☆45Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 4 months ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- USB serial device (CDC-ACM)☆39Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- ☆17Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆24Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- ☆16Updated 3 years ago
- Master-thesis-final☆19Updated last year
- ☆46Updated 3 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Updated 11 years ago