BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editorView external linksLinks
Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
☆11Jan 15, 2022Updated 4 years ago
Alternatives and similar repositories for Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor
Users that are interested in Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor are comparing it to the libraries listed below
Sorting:
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Apr 8, 2024Updated last year
- ☆14Dec 15, 2017Updated 8 years ago
- YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.☆33Jan 4, 2023Updated 3 years ago
- ☆12Oct 20, 2015Updated 10 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- RS-485 / CDBUS JPEG Camera☆19Feb 1, 2026Updated 2 weeks ago
- Verilog clone of YM2149☆43Feb 1, 2025Updated last year
- A simple three-stage RISC-V CPU☆25May 4, 2021Updated 4 years ago
- AGRV2K裸奔测试工程☆29Jan 5, 2024Updated 2 years ago
- A device to control AXIOM cameras.☆33Dec 28, 2025Updated last month
- This repository, "Autonomous Driving System On Various Platforms", details the exploration and implementation of autonomous driving syste…☆10Aug 16, 2021Updated 4 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- ☆14Jan 8, 2026Updated last month
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- ☆13Apr 12, 2023Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆43Dec 15, 2017Updated 8 years ago
- A winforms code generator for c#/sql/asp projects - simple, lightweight, and fast☆11Dec 23, 2025Updated last month
- An Open Source driver for the IntelliKeys AT Keyboard☆13Oct 29, 2019Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Instrument to capture RSSI and data of 433MHz transmissions☆12Sep 5, 2020Updated 5 years ago
- ☆27Jan 11, 2026Updated last month
- Tcp Server and Client Implementation with multiple client handling.☆12Jul 13, 2025Updated 7 months ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Wrapper of libserialport written in V☆11Nov 21, 2021Updated 4 years ago
- ☆11Apr 13, 2022Updated 3 years ago
- Golang library for controlling Dogtra 2300NCP shock collar using the HackRF SDR.☆13Jan 4, 2021Updated 5 years ago
- Simple 16-bit x86 decompression algorithm☆15Aug 7, 2017Updated 8 years ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated last month
- 基于.NET开发的WinForm自定义控件☆14Feb 23, 2024Updated last year
- Example projects for the AlterNET Studio components suite.☆11Feb 6, 2026Updated last week
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Library for MCP25625 click board☆10Jul 14, 2016Updated 9 years ago