Mario-Hero / Async-Karin
Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board.
☆30Updated 4 years ago
Alternatives and similar repositories for Async-Karin:
Users that are interested in Async-Karin are comparing it to the libraries listed below
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- ☆57Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Implementation of the PCIe physical layer☆37Updated 2 months ago
- ☆32Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- ☆47Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆43Updated last month
- DDR4 Simulation Project in System Verilog☆36Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- Verilog Ethernet Switch (layer 2)☆42Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago