Mario-Hero / Async-Karin
Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board.
☆30Updated 4 years ago
Alternatives and similar repositories for Async-Karin:
Users that are interested in Async-Karin are comparing it to the libraries listed below
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- ☆56Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆19Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆22Updated 8 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- ☆21Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆44Updated 11 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆43Updated last month
- I2C controller core☆39Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago