Mario-Hero / Async-KarinLinks
Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board.
☆30Updated 4 years ago
Alternatives and similar repositories for Async-Karin
Users that are interested in Async-Karin are comparing it to the libraries listed below
Sorting:
- ☆64Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 weeks ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Multi-Technology RAM with AHB3Lite interface☆23Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Verilog极简教程☆36Updated 6 years ago
- ☆21Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago