tsreaper / verilog-gobang-game-with-aiLinks
My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
☆12Updated 8 years ago
Alternatives and similar repositories for verilog-gobang-game-with-ai
Users that are interested in verilog-gobang-game-with-ai are comparing it to the libraries listed below
Sorting:
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- CQU Dual Issue Machine☆35Updated last year
- ☆9Updated 4 years ago
- ☆18Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 5 months ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 8 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆8Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- nscscc2018☆26Updated 6 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 2 years ago
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- ☆35Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 8 months ago
- Run rocket-chip on FPGA☆68Updated 8 months ago
- ☆36Updated 6 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆115Updated 5 years ago
- 中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session☆32Updated 8 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆24Updated last week
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆29Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago