My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
☆12May 14, 2017Updated 8 years ago
Alternatives and similar repositories for verilog-gobang-game-with-ai
Users that are interested in verilog-gobang-game-with-ai are comparing it to the libraries listed below
Sorting:
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- ZJU.IS☆15Jul 12, 2021Updated 4 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 7 years ago
- A course project of ZJU Compile Principle.☆20Jun 30, 2020Updated 5 years ago
- Course materials in junior year☆60Apr 4, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 9 months ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- Self Tuned Openwrt for NanoPi R2S☆11May 11, 2025Updated 9 months ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- This is an Implementation of CAN BUS protocol with STM32☆17Feb 14, 2021Updated 5 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ☆15Apr 19, 2017Updated 8 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- kerf is a tool designed to orchestrate and manage multiple kernel instances on a single host.☆25Jan 23, 2026Updated last month
- 阿里云第二届数据库大赛新手门槛队（季军）解决方案☆10Apr 19, 2021Updated 4 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Jan 5, 2018Updated 8 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆13Jun 17, 2019Updated 6 years ago
- require() using a relative path from the root directory of the present module☆11Jan 15, 2014Updated 12 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 7 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A tool for patching the TensorFlow frozen protobuf file for compatibility to RKNN & SNPE SDK.☆11Feb 22, 2021Updated 5 years ago
- a simple Gobang using C#, the only thing matters is the score table, no AI used☆12Mar 1, 2012Updated 14 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 10 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 4 months ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Bash lexer and grammar in ANTLR4☆13Jun 14, 2021Updated 4 years ago