tsreaper / verilog-gobang-game-with-ai
My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
☆12Updated 7 years ago
Alternatives and similar repositories for verilog-gobang-game-with-ai:
Users that are interested in verilog-gobang-game-with-ai are comparing it to the libraries listed below
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- ☆34Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 7 years ago
- CQU Dual Issue Machine☆35Updated 10 months ago
- Split large FIRRTL into separated modules for incremental compilation.☆10Updated 3 years ago
- BOOM's Simulation Accelerator.☆14Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- An almost empty chisel project as a starting point for hardware design☆30Updated 2 months ago
- Naïve MIPS32 SoC implementation☆114Updated 4 years ago
- 我的一生一芯项目☆16Updated 3 years ago
- ☆16Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- Run rocket-chip on FPGA☆67Updated 5 months ago
- ☆31Updated last month
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆26Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆36Updated last year
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 5 years ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- ☆36Updated 6 years ago
- riscv32i-cpu☆19Updated 4 years ago
- ☆22Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆53Updated 8 months ago
- ☆11Updated 2 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago