Flappy Bird on Verilog
☆16Jun 6, 2023Updated 2 years ago
Alternatives and similar repositories for FlappyBird
Users that are interested in FlappyBird are comparing it to the libraries listed below
Sorting:
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆20Nov 8, 2017Updated 8 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Dec 6, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- Reader for iPod ithmb files☆14Jan 19, 2024Updated 2 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- Fly your planes to victory as you re-create the aerial battles of the First World War!☆12Oct 24, 2025Updated 4 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Apr 2, 2025Updated 11 months ago
- We are analyzing Youtube trends and comments to ultimately discover how youtubers become famous.☆10Dec 8, 2022Updated 3 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- In this project, low-pass filters and Kalman filters with different window function designs are used to denoise speech signals polluted i…☆11Feb 11, 2023Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆18Apr 18, 2022Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 5 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- ☆12Jan 8, 2019Updated 7 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 4 months ago