☆23Dec 7, 2019Updated 6 years ago
Alternatives and similar repositories for Digital_Front_End_Verilog
Users that are interested in Digital_Front_End_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- ☆15May 9, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆16Dec 9, 2018Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SPIFFS Bitstreamloader for the Spartan Edge Accelerator Board☆12May 22, 2020Updated 5 years ago
- Gaussian noise generator Verilog IP core☆34May 22, 2023Updated 2 years ago
- ☆11Oct 10, 2019Updated 6 years ago
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.☆15Nov 19, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆10Aug 30, 2024Updated last year
- ☆12May 23, 2017Updated 8 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- ☆31Feb 20, 2014Updated 12 years ago
- asynchronous fifo based on verilog☆15Apr 14, 2022Updated 4 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Verilog极简教程☆36Apr 7, 2019Updated 7 years ago
- ☆16Apr 13, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SPI core☆12Jul 17, 2014Updated 11 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Driver for Metec Braille-line 20 Cell module for Arduino & Raspberry PI☆19Nov 10, 2021Updated 4 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- A power-modulated jammer in GnuRadio☆23Jan 14, 2022Updated 4 years ago
- 视频旋转（2019FPGA大赛）☆41May 5, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago