NingHeChuan / Digital_Front_End_VerilogLinks
☆23Updated 6 years ago
Alternatives and similar repositories for Digital_Front_End_Verilog
Users that are interested in Digital_Front_End_Verilog are comparing it to the libraries listed below
Sorting:
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆75Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ☆38Updated 10 years ago
- digital recognition base on FPGA☆12Updated 6 years ago
- AXI总线连接器☆105Updated 5 years ago
- ☆73Updated 9 years ago
- PCIE 5.0 Graduation project (Verification Team)☆93Updated last year
- AXI4 BFM in Verilog☆35Updated 9 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Implementation of the PCIe physical layer☆59Updated 5 months ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆159Updated 9 months ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- APB to I2C☆43Updated 11 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆39Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆95Updated 8 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆29Updated 5 years ago