kazkojima / lunauac2-pdmLinks
A LiteX module implementing a USB UAC2 module with simple PDM in/out
☆15Updated 3 years ago
Alternatives and similar repositories for lunauac2-pdm
Users that are interested in lunauac2-pdm are comparing it to the libraries listed below
Sorting:
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- ☆15Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- ☆20Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- ☆12Updated 4 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago