kazkojima / lunauac2-pdmLinks
A LiteX module implementing a USB UAC2 module with simple PDM in/out
☆15Updated 3 years ago
Alternatives and similar repositories for lunauac2-pdm
Users that are interested in lunauac2-pdm are comparing it to the libraries listed below
Sorting:
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆22Updated this week
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- ☆16Updated 3 years ago
- ☆12Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- a USB2 highspeed device core, written in amaranth HDL☆49Updated 9 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- Artix7 SOM☆18Updated 9 months ago
- XTRX LiteX/LitePCIe based design for Julia Computing☆26Updated last year
- Master-thesis-final☆19Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆57Updated 4 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago