kazkojima / lunauac2-pdmLinks
A LiteX module implementing a USB UAC2 module with simple PDM in/out
☆15Updated 3 years ago
Alternatives and similar repositories for lunauac2-pdm
Users that are interested in lunauac2-pdm are comparing it to the libraries listed below
Sorting:
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆23Updated this week
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- ☆16Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- Simplified environment for litex☆14Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- A configurable USB 2.0 device core☆31Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆49Updated 9 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 9 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆58Updated 4 years ago
- ☆45Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago