kazkojima / lunauac2-pdm
A LiteX module implementing a USB UAC2 module with simple PDM in/out
☆14Updated 3 years ago
Alternatives and similar repositories for lunauac2-pdm:
Users that are interested in lunauac2-pdm are comparing it to the libraries listed below
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆15Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆21Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆46Updated 7 months ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- USB virtual model in C++ for Verilog☆29Updated 6 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- A simple script to build open-source FPGA tools.☆15Updated 4 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆20Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year