kazkojima / lunauac2-pdm
A LiteX module implementing a USB UAC2 module with simple PDM in/out
☆14Updated 2 years ago
Alternatives and similar repositories for lunauac2-pdm:
Users that are interested in lunauac2-pdm are comparing it to the libraries listed below
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ☆15Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆20Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- ☆17Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- LiteX project for the ButterStick bootloader☆13Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- Master-thesis-final☆18Updated last year
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- ☆12Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 8 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago