freecores / i2cslave
I2C Slave
☆12Updated 10 years ago
Alternatives and similar repositories for i2cslave:
Users that are interested in i2cslave are comparing it to the libraries listed below
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- APB to I2C☆39Updated 10 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- ☆30Updated 5 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- fpga i2c slave verilog hdl rtl☆13Updated 9 years ago
- RTL Verilog library for various DSP modules☆85Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- ☆13Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- ☆14Updated 5 years ago
- ☆36Updated 9 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- Implementation of the PCIe physical layer☆35Updated 2 months ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆21Updated 5 years ago
- AXI Interconnect☆47Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago