freecores / i2cslaveLinks
I2C Slave
☆13Updated 10 years ago
Alternatives and similar repositories for i2cslave
Users that are interested in i2cslave are comparing it to the libraries listed below
Sorting:
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- SPI core☆12Updated 10 years ago
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- ☆13Updated 3 years ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 10 years ago
- ☆36Updated 9 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 4 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- APB to I2C☆41Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- ☆25Updated 4 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆76Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- 基于FPGA的FFT☆18Updated 6 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year