I2C Slave
☆14Jul 17, 2014Updated 12 years ago
Alternatives and similar repositories for i2cslave
Users that are interested in i2cslave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog I2C Slave☆26Aug 11, 2014Updated 12 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆10Jan 18, 2022Updated 4 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- SPI core☆12Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- I2C Master and Slave☆42Jul 15, 2015Updated 11 years ago
- I2C ROM for EDID (Extended Display Identification Data) on FPGAs☆25Nov 13, 2015Updated 10 years ago
- The glorious acpi_call Kernel module for FEDORA !!!!!!!☆15Sep 19, 2025Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- SPICE for Sublime Text☆25Jan 21, 2020Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13May 21, 2019Updated 7 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆10Sep 24, 2021Updated 5 years ago
- A list Viterbo algorithm for decoding PAC codes with various code constructions/rate-profiles☆11May 6, 2022Updated 4 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆33Jul 11, 2020Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆87Aug 9, 2020Updated 6 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Android IOS MusicXml AI智能钢琴、吉他、二胡、小提琴等乐谱识别播放渲染 AifbdScore 曲谱乐谱渲染识别。 AifbdScore是一个跨平台的声音识别和评 测库，运用人工智能深度学习算法采集各 种乐器不同音高的时域、频域特征训练成 模型，通过手…☆22Nov 11, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- For the recognition of orange fruit, using edge detection and color detection method. And for this methodology, I used image segmentation…☆14Jun 8, 2021Updated 5 years ago
- Avionics Full-Duplex Switched Ethernet model for OMNeT++☆20Sep 13, 2017Updated 9 years ago
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- Linking Of Virtual Electronics to FPGAs 🙂. Use virtual components with real hardware for debugging without simulation☆14Apr 24, 2024Updated 2 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- HDL & FPGA 学习和规范。CC-BY-NC-SA 4.0。☆15Jun 9, 2023Updated 3 years ago
- An experimental CPU design☆15Feb 9, 2020Updated 6 years ago
- Performance and computational analysis of polarization-adjusted convolutional (PAC) codes; Fano decoding algorithm☆19Aug 9, 2022Updated 4 years ago
- 计算机组成原理课程设计内容，设计一个兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水结构），并增加IO模块（人机交互式），解决数据依赖问题☆12Jun 24, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- This note is about the tensorflow course on youtube☆15Nov 14, 2018Updated 7 years ago
- Tracking Denx Das u-boot with various trusted computing add-ons.☆22Aug 6, 2026Updated last month
- RIME A physics based optimization algorithm, Neurocomputing, 2023 https://doi.org/10.1016/j.neucom.2023.02.010, This paper proposes an ef…☆25Aug 9, 2024Updated 2 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago