freecores / i2cslaveLinks
I2C Slave
☆14Updated 11 years ago
Alternatives and similar repositories for i2cslave
Users that are interested in i2cslave are comparing it to the libraries listed below
Sorting:
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Various low power labs using sky130☆13Updated 4 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- ☆14Updated 3 years ago
- APB to I2C☆43Updated 11 years ago
- Generic AXI to APB bridge☆13Updated 11 years ago
- SPI core☆12Updated 11 years ago
- Generic AXI master stub☆19Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- ☆26Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆30Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- ☆20Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Updated 10 years ago
- ☆23Updated 2 months ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago