gaochangw / DeltaRNN
Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data
☆12Updated 11 months ago
Related projects: ⓘ
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆28Updated 4 years ago
- Voice Activity Detector based on MFCC features and DNN model☆13Updated last year
- Benchmark framework of synaptic device technologies for a simple neural network☆26Updated 4 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆19Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- ☆10Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆40Updated 4 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆46Updated 4 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆19Updated 4 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆174Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- LSTM neural network (verilog)☆11Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆9Updated last year
- Verilog and Python drivers and APIs for Neurram 48-core chip☆28Updated 2 years ago
- ☆39Updated 7 months ago
- ☆34Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- Hardware accelerator for convolutional neural networks☆23Updated 2 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆63Updated 4 years ago
- Modeling of memristors in LTSpise environment☆16Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆20Updated 3 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 4 years ago
- ☆16Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆39Updated 4 months ago