gaochangw / DeltaRNNView external linksLinks
Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data
☆15Sep 30, 2023Updated 2 years ago
Alternatives and similar repositories for DeltaRNN
Users that are interested in DeltaRNN are comparing it to the libraries listed below
Sorting:
- Learning to race challenge for 2020 workshop☆14Jun 22, 2022Updated 3 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- A minimal and interpretable Brian2 based DYNAP neuromorphic processor simulator for educational purposes.☆12Jun 23, 2022Updated 3 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Training Recurrent Neural Networks via Forward Propagation Through Time☆42Jun 11, 2021Updated 4 years ago
- This is the dataset for the competition "Clinical Brain Computer Interfaces Challenge" to be held at WCCI 2020 at Glasgow. There are the …☆10Jan 20, 2022Updated 4 years ago
- Python command line interface to provide a uniform interface to laboratory instruments.☆10Nov 1, 2023Updated 2 years ago
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- Linear assignment problem solving using Jonker Volgenant Castanon method (JVC), Mack and Hungarian(Munkres) method.☆12Jan 29, 2026Updated 2 weeks ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated last year
- The code to simulate spiking neural networks as used in the paper "Spiking Time-Dependent Plasticity Leads to Efficient Coding of Predict…☆10Nov 24, 2019Updated 6 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- In this project, we wish to identify psychiatric disorders through patient's speech☆12Jun 6, 2021Updated 4 years ago
- List Decoder for the Polarization Weight family of Quantum Polar Code.☆12Feb 3, 2025Updated last year
- The project is related to the development of labs for the ITMO Speaker Recognition Course.☆15Feb 3, 2026Updated last week
- Speaker verification task with ECAPA-TDNN model (trained on Persian dataset)☆12Sep 15, 2022Updated 3 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 9 months ago
- ☆11Aug 2, 2024Updated last year
- A toolbox for neuromorphic sensing in robotics.☆16Mar 18, 2021Updated 4 years ago
- ☆15Oct 20, 2025Updated 3 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆14Sep 3, 2025Updated 5 months ago
- Providing examples on how to setup and use xschem, ngspice, and gaw, to do analog IC design☆14Jul 6, 2025Updated 7 months ago
- A Python/MATLAB project which implements pulse-code modulation (PCM) and delta modulation (DM).☆13Aug 8, 2022Updated 3 years ago
- This is the code for the paper Signals to Spikes for Neuromorphic Regulated Reservoir Computing and EMG Hand Gesture Recognition☆12Mar 15, 2022Updated 3 years ago
- An event based dataset loader under one common python API.☆10Mar 22, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Machine learning molecule graphs from atomic force microscopy images.☆13May 25, 2023Updated 2 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17May 19, 2025Updated 8 months ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆15Sep 25, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- Tentative implementation of RNN over dlib.☆13Dec 27, 2020Updated 5 years ago
- Instruction Following Eval☆15Jan 16, 2025Updated last year
- Dataset of vessel trajectories recorded using AIS in the Ushant region☆12Jul 22, 2019Updated 6 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Evaluation code for benchmarking VLMs in traditional chinese understanding☆13Dec 22, 2025Updated last month
- Library for running trials with parameter variation☆13Oct 14, 2018Updated 7 years ago
- Convolutional spiking neural network implementing voltage-dependent synaptic plasticity and single-spike integrate-and-fire neurons☆13Dec 24, 2022Updated 3 years ago