gaochangw / DeltaRNN
Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data
☆13Updated last year
Alternatives and similar repositories for DeltaRNN:
Users that are interested in DeltaRNN are comparing it to the libraries listed below
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 3 years ago
- This is an SoC design dedicated to Keyword Spotting (KWS) based on a neural-network accelerator and the wujian100 platform.☆48Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- Voice Activity Detector based on MFCC features and DNN model☆15Updated last year
- LSTM neural network (verilog)☆13Updated 6 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆20Updated 3 years ago
- Intel Neuromorphic DNS Challenge☆135Updated last month
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆11Updated 9 months ago
- ☆12Updated 5 years ago
- Benchmark framework of synaptic device technologies for a simple neural network☆28Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆79Updated 2 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆22Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- ☆53Updated last year
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- PyTorch, Android application code for lung sound classification☆23Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆43Updated 8 months ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- ☆33Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- ☆44Updated 4 months ago