WayneGong/Image_Rotate external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

WayneGong/Image_Rotate

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/WayneGong/Image_Rotate)

Close

WayneGong / Image_RotateView on GitHubMore

• External links
• Readme badge

视频旋转（2019FPGA大赛）

☆42May 5, 2020Updated 6 years ago

Alternatives and similar repositories for Image_Rotate

Users that are interested in Image_Rotate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• WayneGong / Verilog_Module

  View on GitHub
  常用Verilog模块
  ☆21Mar 3, 2020Updated 6 years ago
• Frogwells / fpga_design

  View on GitHub
  这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统
  ☆103Sep 25, 2017Updated 8 years ago
• jfcherng-sublime / SublimeLinter-contrib-iverilog

  View on GitHub
  This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).
  ☆13Apr 16, 2024Updated 2 years ago
• NingHeChuan / Open-FPGA

  View on GitHub
  Devotes to open source FPGA
  ☆28May 9, 2020Updated 6 years ago
• NingHeChuan / Communication_Design

  View on GitHub
  ☆15May 9, 2020Updated 6 years ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• lglglglgy / FPGA_smart_car

  View on GitHub
  FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪
  ☆22Jun 30, 2025Updated last year
• openasic-org / xkISP

  View on GitHub
  xkISP：Xinkai ISP IP Core (HLS)
  ☆319Mar 14, 2023Updated 3 years ago
• mmicko / enigmaFPGA

  View on GitHub
  Enigma in FPGA
  ☆29May 18, 2019Updated 7 years ago
• mhhai / ImageStitchBasedOnFPGA

  View on GitHub
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆29Aug 17, 2021Updated 4 years ago
• riscv-mcu / GD32VF103_Demo_Suites

  View on GitHub
  The directory to save GD32VF103 Demo_Suites
  ☆33Oct 31, 2020Updated 5 years ago
• Yongxiang-Guo / Verilog_spi_flash

  View on GitHub
  SPI通信实现FLASH读写
  ☆17Mar 18, 2020Updated 6 years ago
• GOWIN-FPGA / USB3.0-Device-Controller

  View on GitHub
  Gowin USB3.0 Device Controller IP
  ☆17Aug 20, 2024Updated last year
• NingHeChuan / Digital_Front_End_Verilog

  View on GitHub
  ☆23Dec 7, 2019Updated 6 years ago
• aquaxis / IPCORE

  View on GitHub
  ☆143Apr 24, 2015Updated 11 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• tinyvision-ai-inc / tinyVision_sensai

  View on GitHub
  Making Lattice SensAI work properly on tinyVision products
  ☆13Nov 22, 2022Updated 3 years ago
• eepro-bt / documents

  View on GitHub
  文档编写
  ☆14Sep 19, 2020Updated 5 years ago
• kobybibas / optical_flow_lucas_kanade

  View on GitHub
  Implementation of Lucas–Kanade optical flow in Matlab.
  ☆10Aug 23, 2019Updated 6 years ago
• lgddyza / FPGA-Based_Audio_Processing_and_Classification

  View on GitHub
  本项目基于Xilinx ZYNQ-7020开发板，实现了一个实时音频处理与分类系统，实现对人声、纯音乐的实时分类识别，同时可以对音频波形进行识别分类，目前可以识别正弦波、锯齿波、矩形波，并给出它们的基频频率，分辨率为11Hz。系统以48kHz的采样率捕获音频信号，在FPGA…
  ☆16Feb 5, 2026Updated 6 months ago
• denisgav / HDL_ANTLR4

  View on GitHub
  C# projects that use ANTLR4 library to analyse VHDL and Verilog code
  ☆11Feb 28, 2015Updated 11 years ago
• iyue-zhao / FPGA

  View on GitHub
  ISP
  ☆14Nov 25, 2023Updated 2 years ago
• zhajio1988 / uvm_candy_lover

  View on GitHub
  UVM candy lover testbench which uses YASA as simulation script
  ☆17Apr 17, 2020Updated 6 years ago
• fpgadeveloper / zcu102-ethernet

  View on GitHub
  Design for using Ethernet on the ZCU102 development board
  ☆17Dec 18, 2019Updated 6 years ago
• chengzhag / inverted_pendulum

  View on GitHub
  校队控制组第一次训练——旋转倒立摆
  ☆12Jun 5, 2017Updated 9 years ago
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 8 years ago
• alexforencich / verilog-lfsr

  View on GitHub
  Fully parametrizable combinatorial parallel LFSR/CRC module
  ☆162Feb 27, 2025Updated last year
• Yongxiang-Guo / Verilog_uart_dac902

  View on GitHub
  适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号
  ☆10Jul 10, 2019Updated 7 years ago
• ArcaneNibble / KinglerPAR

  View on GitHub
  Next-Generation FPGA Place-and-Route
  ☆10Aug 1, 2018Updated 8 years ago
• Frogwells / fpga_cmos_design

  View on GitHub
  这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西
  ☆36Nov 11, 2017Updated 8 years ago
• suisuisi / FPGA_Library

  View on GitHub
  Vivado诸多IP，包括图像处理等
  ☆233Jul 28, 2024Updated 2 years ago
• PacoReinaCampo / MPSoC-DMA

  View on GitHub
  Direct Access Memory for MPSoC
  ☆13Updated this week
• ultraembedded / core_ram_tester

  View on GitHub
  AXI-4 RAM Tester Component
  ☆21Aug 5, 2020Updated 6 years ago
• eriksargent / HardwareTrojanLab

  View on GitHub
  Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security
  ☆11May 1, 2017Updated 9 years ago
• Managed Kubernetes at scale on DigitalOcean • Ad
  DigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
• SamP20 / SuperHexagonFPGA

  View on GitHub
  FPGA clone of the game Super Hexagon
  ☆12May 12, 2015Updated 11 years ago
• VVicer / anlu-EG-ISP

  View on GitHub
  基于安路开发板的bayer视频简单处理
  ☆20Aug 8, 2024Updated 2 years ago
• Tian-Changsong / Verilog-Automatic

  View on GitHub
  Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3
  ☆37Aug 6, 2013Updated 13 years ago
• Huhaobangbangbang / Nerf_3d_reconstruction

  View on GitHub
  基于无人机航拍数据的三维场景重建
  ☆18Aug 15, 2023Updated 2 years ago
• ntpt7921 / Verilog_UDP_TCP

  View on GitHub
  Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.
  ☆15Jan 3, 2022Updated 4 years ago
• lileilei-camera / isp

  View on GitHub
  open cv software isp study
  ☆18Nov 9, 2020Updated 5 years ago
• BrianHGinc / Verilog-RS232-Synch-UART-RS232-Debugger-and-PC-host-RS232-Hex-editor

  View on GitHub
  Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.
  ☆13Jan 15, 2022Updated 4 years ago