视频旋转（2019FPGA大赛）
☆38May 5, 2020Updated 5 years ago
Alternatives and similar repositories for Image_Rotate
Users that are interested in Image_Rotate are comparing it to the libraries listed below
Sorting:
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪☆22Jun 30, 2025Updated 8 months ago
- ☆15May 9, 2020Updated 5 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated last year
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated last month
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- xkISP：Xinkai ISP IP Core (HLS)☆302Mar 14, 2023Updated 2 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- The directory to save GD32VF103 Demo_Suites☆33Oct 31, 2020Updated 5 years ago
- Vivado诸多IP，包括图像处理等☆234Jul 28, 2024Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Jun 10, 2021Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- Implementation of Lucas–Kanade optical flow in Matlab.☆10Aug 23, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- 王一刚老师的课程目录☆23Oct 19, 2022Updated 3 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- A simple vscode assembler plugin for 6502 / 65c816 / sm83-gb / SPC700☆13Feb 24, 2026Updated last week
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- 云崽qq机器人的chatgpt插件-to派蒙☆12Updated this week
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Samples project for H7PI，run on qspi flash☆12Mar 14, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆13Feb 28, 2016Updated 10 years ago