WayneGong / Image_RotateLinks
视频旋转(2019FPGA大赛)
☆35Updated 5 years ago
Alternatives and similar repositories for Image_Rotate
Users that are interested in Image_Rotate are comparing it to the libraries listed below
Sorting:
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- AXI总线连接器☆103Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆186Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- ☆72Updated 4 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆202Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆36Updated 10 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆111Updated last year
- Vivado诸多IP,包括图像处理等☆225Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- FPGA☆127Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆136Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆105Updated 7 years ago
- image processing based FPGA☆113Updated 3 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- ☆139Updated 10 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆96Updated 11 months ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆241Updated last year