视频旋转（2019FPGA大赛）
☆40May 5, 2020Updated 5 years ago
Alternatives and similar repositories for Image_Rotate
Users that are interested in Image_Rotate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 常用Verilog模块☆20Mar 3, 2020Updated 6 years ago
- FPGA小车， 功能： 自动变速，VGA实时画面输出，目标识别，目标跟踪☆22Jun 30, 2025Updated 8 months ago
- 这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆97Sep 25, 2017Updated 8 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated last year
- The MEISHA V100 contains four 64-bit RISC-V RV64GC，a 5-stage in-order scalar pipeline, comprehensive peripherals and interfaces. The syst…☆18Feb 2, 2026Updated last month
- Devotes to open source FPGA☆28May 9, 2020Updated 5 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 4 years ago
- Enigma in FPGA☆29May 18, 2019Updated 6 years ago
- The directory to save GD32VF103 Demo_Suites☆33Oct 31, 2020Updated 5 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- ☆23Dec 7, 2019Updated 6 years ago
- ☆141Apr 24, 2015Updated 10 years ago
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- Implementation of Lucas–Kanade optical flow in Matlab.☆10Aug 23, 2019Updated 6 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- 🧛🏻♂️ Dark theme for Vivado☆21Jun 27, 2023Updated 2 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated 3 weeks ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆36Nov 11, 2017Updated 8 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- FPGA clone of the game Super Hexagon☆12May 12, 2015Updated 10 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Testing tools (binary/text) for RS232, QTcpSocket, QLocalSocket☆13Dec 22, 2015Updated 10 years ago
- 2023集创赛紫光同创杯一等奖项目☆158Jan 7, 2024Updated 2 years ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- 基于fpga的cordic算法实现☆12Oct 19, 2024Updated last year
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago