PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs
☆11Apr 22, 2026Updated 6 months ago
Alternatives and similar repositories for PolyLUT-Add
Users that are interested in PolyLUT-Add are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆60Feb 9, 2024Updated 2 years ago
- NeuraLUT-Assemble☆54Aug 20, 2025Updated last year
- ☆31Dec 12, 2022Updated 3 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- [FCCM 2025] Code Samples for InTAR: Inter-Task Auto-Reconfigurable Accelerator Design for High Data Volume Variation in DNNs☆15Mar 26, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Training with Block Minifloat number representation☆18May 2, 2021Updated 5 years ago
- A terminal based digital waveform viewer for Hardcaml☆17Jul 10, 2026Updated 3 months ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated last year
- Scloud+: An Efficient LWE-based KEM Without Ring/Module Structure☆17Jun 30, 2026Updated 3 months ago
- Train and deploy LUT-based neural networks on FPGAs☆124Jun 12, 2024Updated 2 years ago
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆14Aug 30, 2024Updated 2 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jan 16, 2021Updated 5 years ago
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- [AAAI 2023 Oral] Language-Assisted 3D Feature Learning for Semantic Scene Understanding☆12Aug 1, 2023Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- PyTorch Implementation of MIMO (ICLR 2021)☆16Dec 16, 2022Updated 3 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆40Mar 11, 2026Updated 7 months ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆19Oct 27, 2024Updated last year
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- A patchless architecture, based on MLP-Mixer☆18Dec 30, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16May 23, 2024Updated 2 years ago
- [ICLR 2021 Spotlight] "CPT: Efficient Deep Neural Network Training via Cyclic Precision" by Yonggan Fu, Han Guo, Meng Li, Xin Yang, Yinin…☆31Mar 2, 2024Updated 2 years ago
- ☆11Jan 27, 2025Updated last year
- ☆73Feb 16, 2023Updated 3 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated 2 years ago
- ☆11Sep 20, 2024Updated 2 years ago
- [ECCV 2022] SuperTickets: Drawing Task-Agnostic Lottery Tickets from Supernets via Jointly Architecture Searching and Parameter Pruning☆20Jul 7, 2022Updated 4 years ago
- ☆69May 6, 2020Updated 6 years ago
- ☆26Feb 8, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated last year
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- APB Logic☆29Sep 24, 2026Updated last month
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated 2 years ago
- ☆14Jun 19, 2025Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- ☆32Aug 21, 2021Updated 5 years ago