☆14Jan 7, 2024Updated 2 years ago
Alternatives and similar repositories for manticore-hw
Users that are interested in manticore-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 3 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆31Nov 26, 2025Updated 11 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated last month
- 10-stage out-of-order RV64IMAFDC CPU☆11Nov 7, 2026Updated last week
- Code for the paper "A Boolean Task Algebra For Reinforcement Learning"☆10Dec 8, 2022Updated 3 years ago
- ☆21Mar 3, 2026Updated 8 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 9 months ago
- ☆13Dec 9, 2024Updated last year
- Repo for Performance Interfaces for Hardware Accelerators.☆21Aug 19, 2025Updated last year
- ☆10May 16, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- A simple tui used for sdb in the ysyx project's nemu or npc.☆10Mar 11, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆27Oct 30, 2026Updated 2 weeks ago
- A simple first-order simulator for softmax☆11Sep 22, 2025Updated last year
- only display GPU☆10Mar 6, 2025Updated last year
- Modelling DRAMs with Petrinets☆11Jan 7, 2020Updated 6 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 12 years ago
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ordspecsim: The Swarm architecture simulator☆27Feb 15, 2023Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- COATCheck☆14Nov 4, 2018Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Deep learning library based on the gcForest algorithm☆12Dec 26, 2018Updated 7 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆12Feb 12, 2023Updated 3 years ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- ☆16Nov 6, 2026Updated last week
- ☆10Mar 5, 2026Updated 8 months ago
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 4 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 5 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆50Dec 30, 2024Updated last year
Are these results useful?