Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.
☆17Nov 3, 2026Updated last week
Alternatives and similar repositories for dyno
Users that are interested in dyno are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆78Sep 22, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 3 weeks ago
- Digital Design Equivalence Checking☆120Updated this week
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTLMeter benchmark suite☆34Nov 4, 2026Updated last week
- ☆19Sep 29, 2026Updated last month
- ☆14Updated this week
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 9 months ago
- ☆41Oct 30, 2026Updated 2 weeks ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Making cocotb testbenches that bit easier☆43Feb 28, 2026Updated 8 months ago
- HARC: verification language compiler, sister to ARCH☆14Nov 6, 2026Updated last week
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Updated this week
- ☆28Dec 4, 2025Updated 11 months ago
- Open-Hardware implementation of the icsprout55-pdk☆19Updated this week
- SystemVerilog design elaborator into word-level netlist form☆256Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Nov 4, 2026Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 9 months ago
- Python interface for cross-calling with HDL☆54Oct 27, 2026Updated 2 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Nov 3, 2026Updated last week
- Staging area for new features of cocotb☆15Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated last month
- ☆12Sep 18, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Hardware generation toolchain for Minecraft☆13Apr 19, 2015Updated 11 years ago
- example of python vpi integration☆13Nov 25, 2014Updated 11 years ago
- Open Source VLSI library characterizer☆10Jul 7, 2026Updated 4 months ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆20Oct 4, 2022Updated 4 years ago
- SimIO is a collection of virtualized components to interact with a (System)Verilog simulation.☆13Sep 2, 2024Updated 2 years ago
Are these results useful?