Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.
☆17Oct 24, 2026Updated this week
Alternatives and similar repositories for dyno
Users that are interested in dyno are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Digital Design Equivalence Checking☆111Updated this week
- RTLMeter benchmark suite☆34Updated this week
- ☆13Aug 17, 2026Updated 2 months ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆76Sep 22, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆33Feb 11, 2026Updated 8 months ago
- SystemVerilog file list pruner☆19Updated this week
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated last week
- ☆12Sep 18, 2019Updated 7 years ago
- ☆38Oct 4, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Jan 10, 2025Updated last year
- ARCH hardware description language and compiler☆79Updated this week
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 4 years ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated 2 weeks ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- A tool for synthesizing Verilog programs☆125Aug 25, 2025Updated last year
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Hardware transactions library for Amaranth☆32Updated this week
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Updated this week
- Coverview☆36Oct 5, 2026Updated 2 weeks ago
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆21Apr 1, 2026Updated 6 months ago
- Library of FPGA architectures☆33Sep 28, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 11 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆40Updated this week
- A fresh attempt at a systems language, without all the clutter!☆27Oct 17, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago