RTL-to-GDS: syn -> sta -> pnr -> gds
☆15Sep 1, 2026Updated 2 months ago
Alternatives and similar repositories for yosys-opensta
Users that are interested in yosys-opensta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆14Updated this week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Nov 7, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Nov 4, 2026Updated last week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 4 months ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- ☆17Jul 12, 2024Updated 2 years ago
- ☆17Jul 1, 2025Updated last year
- ☆13Oct 11, 2024Updated 2 years ago
- ☆114Jun 20, 2025Updated last year
- A SystemVerilog toolchain / suite, encompassing a number of open source tools for working with SystemVerilog and UVM☆14Jul 28, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆37Mar 31, 2025Updated last year
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- A simple tui used for sdb in the ysyx project's nemu or npc.☆10Mar 11, 2024Updated 2 years ago
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- only display GPU☆10Mar 6, 2025Updated last year
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Logic synthesis system from UC Berkeley☆48Feb 26, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆25Nov 5, 2026Updated last week
- Reference and optimized implementations of the CROSS post-quantum signature algorithm☆13Jul 23, 2026Updated 3 months ago
- Accelerating core decomposition in billion-scale hypergraphs☆11Mar 3, 2025Updated last year
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- ☆13Updated this week
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆12Updated this week
- Digital logic benchmark suite☆96Nov 3, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- LLVM's loop analysis theory (Scalar Evolution) formalized in Coq☆10Nov 17, 2018Updated 7 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Open-source SM120 (Blackwell) SASS assembler — encode, schedule & assemble GPU machine code, including all tensor-core instructions.☆14Updated this week
- ☆12Feb 24, 2026Updated 8 months ago
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆139Updated this week
Are these results useful?