TinyTapeout / tt-multiplexerLinks
☆17Updated 3 weeks ago
Alternatives and similar repositories for tt-multiplexer
Users that are interested in tt-multiplexer are comparing it to the libraries listed below
Sorting:
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Naive Educational RISC V processor☆84Updated last month
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- A pipelined RISC-V processor☆57Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- mantle library☆44Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆62Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Library of FPGA architectures☆23Updated 3 weeks ago
- Prefix tree adder space exploration library☆57Updated 8 months ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆47Updated 6 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ☆23Updated 2 months ago
- The specification for the FIRRTL language☆58Updated this week
- Exploring gate level simulation☆58Updated 2 months ago
- ☆56Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Demo board for TT04 and beyond☆22Updated 4 months ago
- Raptor end-to-end FPGA Compiler and GUI☆83Updated 7 months ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆47Updated last month
- An FPGA reverse engineering and documentation project☆49Updated this week