A simple tui used for sdb in the ysyx project's nemu or npc.
☆10Mar 11, 2024Updated 2 years ago
Alternatives and similar repositories for ysyx-sdb-tui
Users that are interested in ysyx-sdb-tui are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- only display GPU☆10Mar 6, 2025Updated last year
- ☆15Jul 28, 2026Updated 3 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Verilog Visualization: generate graph form verilog file and folder, support exporting to png, svg, html☆19Sep 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆15Feb 14, 2024Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Build mini linux for your own RISC-V emulator!☆26Sep 11, 2024Updated 2 years ago
- A fork of Xiangshan for AI☆65Updated this week
- ☆17Jan 18, 2025Updated last year
- ☆18Aug 17, 2026Updated 2 months ago
- A RISC-V TestRIG Verification Engine based on QuickCheck☆12Oct 5, 2026Updated last month
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated last year
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Apr 7, 2026Updated 7 months ago
- RISC-V instruction encoding/decoding☆12Mar 22, 2023Updated 3 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- A simple first-order simulator for softmax☆11Sep 22, 2025Updated last year
- System-on-chip design for NOP in NSCSCC 2023.☆15Aug 21, 2023Updated 3 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 9 months ago
- Modelling DRAMs with Petrinets☆11Jan 7, 2020Updated 6 years ago
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Embedded Development Framework for ECOS SoC Chip.☆18Oct 28, 2026Updated 2 weeks ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆12Feb 12, 2023Updated 3 years ago
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆15Oct 19, 2024Updated 2 years ago
- ☆10Jul 23, 2025Updated last year
- ☆14Jan 7, 2024Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- A real-time image acquisition system based on autonomous SDRAM, using automatic read-write FIFO and VGA drivers☆11Feb 7, 2023Updated 3 years ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆16Jun 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- ☆11Nov 14, 2018Updated 7 years ago
- KiCAD Libraries for PC Hardware☆12Feb 3, 2022Updated 4 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆19Oct 28, 2026Updated 2 weeks ago
- ☆15Apr 28, 2026Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
Are these results useful?