Spen's Official OpenOCD Mirror
☆51Mar 10, 2025Updated last year
Alternatives and similar repositories for openocd_riscv
Users that are interested in openocd_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆31Dec 15, 2021Updated 4 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Labs to learn SpinalHDL☆159Jul 4, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- ☆328Jan 23, 2026Updated 9 months ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- ☆22Jul 27, 2017Updated 9 years ago
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year
- DDR3 frame buffer in Verilog, for Gowin FPGA☆13Sep 1, 2025Updated last year
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Desktop app for ChipWhisperer side-channel and fault-injection hardware: live waveforms, capture, CPA, glitch sweeps, UART/SPI/JTAG/SWD i…☆25Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 10 months ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆166Mar 16, 2025Updated last year
- ☆13Sep 1, 2026Updated 2 months ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆46Oct 27, 2022Updated 4 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Library Manager to unite Open Source software into a flow☆11Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12Dec 22, 2020Updated 5 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆267Updated this week
- UART models for cocotb☆39Aug 24, 2026Updated 2 months ago
- ☆10Apr 13, 2025Updated last year
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Feb 18, 2021Updated 5 years ago
- Scala based HDL☆2,054Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated last year
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆70Updated this week
- Open source time-of-flight 3D lidar from scratch: Optics, PCB, FPGA incl TDC, FW, SW, UI. Large scale personal project!☆11Sep 11, 2024Updated 2 years ago