Spen's Official OpenOCD Mirror
☆51Mar 10, 2025Updated 11 months ago
Alternatives and similar repositories for openocd_riscv
Users that are interested in openocd_riscv are comparing it to the libraries listed below
Sorting:
- ☆27Dec 15, 2021Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- ☆13Aug 7, 2025Updated 6 months ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- Labs to learn SpinalHDL☆154Jul 4, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- ☆17Apr 7, 2022Updated 3 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- ☆12Dec 22, 2020Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆87Apr 8, 2024Updated last year
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- BitBoy : a Gameboy emulator for bitbox !☆18Sep 2, 2017Updated 8 years ago
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- experimentation with STEP/IGES visualization in kicad via OCE☆14Oct 14, 2021Updated 4 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 5 months ago
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- My KiCAD libraries☆21Dec 26, 2025Updated 2 months ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Feb 18, 2021Updated 5 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated last month
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆14Sep 30, 2025Updated 5 months ago
- Cypherock EMFI device is a low-cost tool to induce electromagnetic fault injections on general purpose MCUs and SOCs to study various chi…☆22Jan 6, 2024Updated 2 years ago
- ☆17May 9, 2022Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 4 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Sep 22, 2025Updated 5 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA☆15Dec 11, 2023Updated 2 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago