Spen's Official OpenOCD Mirror
☆51Mar 10, 2025Updated last year
Alternatives and similar repositories for openocd_riscv
Users that are interested in openocd_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Dec 15, 2021Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- Labs to learn SpinalHDL☆156Jul 4, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- ☆309Jan 23, 2026Updated 2 months ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆13Aug 7, 2025Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- Cypherock EMFI device is a low-cost tool to induce electromagnetic fault injections on general purpose MCUs and SOCs to study various chi…☆22Jan 6, 2024Updated 2 years ago
- experimentation with STEP/IGES visualization in kicad via OCE☆14Oct 14, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆51Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 6 months ago
- ☆12Dec 22, 2020Updated 5 years ago
- My KiCAD libraries☆22Dec 26, 2025Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆88Apr 8, 2024Updated last year
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Feb 18, 2021Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆16Nov 11, 2022Updated 3 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 4 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆78Updated this week
- Build your hardware, easily!☆3,787Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆112Feb 3, 2026Updated last month
- Smaller standard C libraries for embedded platforms. Based on https://keithp.com/cgit/newlib.git☆13Jan 4, 2019Updated 7 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- Python extension for the GNU project debugger (GDB)☆13Mar 6, 2020Updated 6 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago