Spen's Official OpenOCD Mirror
☆51Mar 10, 2025Updated last year
Alternatives and similar repositories for openocd_riscv
Users that are interested in openocd_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆31Dec 15, 2021Updated 4 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- HDL Obfuscator☆12May 13, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Linux on LiteX-VexRiscv☆732Jun 22, 2026Updated last month
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- ☆324Jan 23, 2026Updated 6 months ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆13Jul 23, 2026Updated 3 weeks ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 8 months ago
- Low-level protocol library for communicating with Microchip CMSIS-DAP based debuggers☆17Feb 26, 2026Updated 5 months ago
- ☆17Apr 7, 2022Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆164Mar 16, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆46Oct 27, 2022Updated 3 years ago
- UART models for cocotb☆35Sep 7, 2025Updated 11 months ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆61Updated this week
- My KiCAD libraries☆22Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆242Aug 6, 2026Updated last week
- Scala based HDL☆2,026Updated this week
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆93Apr 8, 2024Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 4 months ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Feb 18, 2021Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- Repository that maintain the OpenBus Interface spec☆20Apr 26, 2023Updated 3 years ago
- Smaller standard C libraries for embedded platforms. Based on https://keithp.com/cgit/newlib.git☆13Jan 4, 2019Updated 7 years ago
- Build your hardware, easily!☆4,041Aug 6, 2026Updated last week
- Python extension for the GNU project debugger (GDB)☆13Mar 6, 2020Updated 6 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆82Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated 3 weeks ago
- Ultimate ECP5 development board☆118Jul 4, 2019Updated 7 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago