Spen's Official OpenOCD Mirror
☆51Mar 10, 2025Updated last year
Alternatives and similar repositories for openocd_riscv
Users that are interested in openocd_riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆30Dec 15, 2021Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HDL Obfuscator☆12May 13, 2021Updated 5 years ago
- Labs to learn SpinalHDL☆157Jul 4, 2024Updated last year
- LiteX based FPGA gateware for Thunderscope.☆28Feb 6, 2024Updated 2 years ago
- ☆314Jan 23, 2026Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆222May 13, 2026Updated last week
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆13Aug 7, 2025Updated 9 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 5 months ago
- Cypherock EMFI device is a low-cost tool to induce electromagnetic fault injections on general purpose MCUs and SOCs to study various chi…☆25Jan 6, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Apr 7, 2022Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆163Mar 16, 2025Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆55Apr 22, 2026Updated last month
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- UART models for cocotb☆34Sep 7, 2025Updated 8 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 2 months ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Feb 18, 2021Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 6 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆80May 12, 2026Updated last week
- Emulator library for the 65816 CPU☆15Jan 9, 2019Updated 7 years ago
- Smaller standard C libraries for embedded platforms. Based on https://keithp.com/cgit/newlib.git☆13Jan 4, 2019Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆114Apr 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Python extension for the GNU project debugger (GDB)☆13Mar 6, 2020Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆69Jan 8, 2024Updated 2 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- PicoRV☆44Feb 19, 2020Updated 6 years ago
- Commonly used code for projects using ARM Cortex-M with ChibiOS☆16Jun 22, 2016Updated 9 years ago