maia-sdr / pm-remezLinks
Parks-McClellan Remez FIR design algorithm
☆18Updated last week
Alternatives and similar repositories for pm-remez
Users that are interested in pm-remez are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated 3 weeks ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆72Updated 2 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆44Updated 9 months ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆90Updated 10 months ago
- ☆69Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated 2 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆298Updated 3 months ago
- Hands on labs for the ADALM Pluto SDR☆68Updated 3 years ago
- ☆24Updated 5 years ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- IIO blocks for GNU Radio☆103Updated 2 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- Beamforming & Stuff ™☆51Updated last month
- ☆34Updated last month
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- First SDR platform for IoT networks☆178Updated 5 months ago
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆33Updated 5 years ago
- C/C++ Based SDR Library with dsp blocks☆13Updated 11 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆91Updated last year
- Main transceiver application☆30Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- DVB-S2 Receiver Extensions for GNU Radio☆114Updated last year
- qsdr SDR runtime and related benchmarks☆26Updated 3 months ago
- LimeSDR XTRX gateware project.☆16Updated 5 months ago
- DIY digital beamformer using ADALM-PLUTO☆83Updated last month
- LiteX based M2 SDR FPGA board.☆117Updated 2 weeks ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 3 months ago
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- Software Defined Radio implementation of a Two Way Satellite Time and Frequency Transfer signal☆27Updated last week
- A Python package for software-defined radio☆61Updated 2 months ago