Alternatives and similar repositories for BUSted

Users that are interested in BUSted are comparing it to the libraries listed below

• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆73Updated 3 weeks ago
• crosscon / CROSSCON-Hypervisor
  CROSSCON-Hypervisor, a Lightweight Hypervisor
  ☆20Updated last month
• zero-day-labs / cheri-cva6
  ☆24Updated 7 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 11 months ago
• comsec-group / encarsia
  ☆26Updated 8 months ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated 2 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 10 months ago
• antmicro / rowhammer-tester
  ☆71Updated 2 weeks ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆33Updated this week
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆67Updated 6 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆17Updated 4 years ago
• CPU-Security / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆22Updated 2 years ago
• riscv-admin / trusted-computing
  ☆23Updated 2 years ago
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆59Updated this week
• socsecresearch / SoC_Vulnerability_Benchmarks
  ☆11Updated 7 months ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆118Updated this week
• alfa-project / alfa-framework
  This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.
  ☆17Updated 5 months ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆37Updated last month
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆21Updated 4 months ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆30Updated 5 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 5 months ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 4 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated last year
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 8 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 2 months ago