BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
☆11May 21, 2024Updated last year
Alternatives and similar repositories for BUSted
Users that are interested in BUSted are comparing it to the libraries listed below
Sorting:
- ☆24Dec 30, 2025Updated 2 months ago
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆18Jun 16, 2025Updated 8 months ago
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆21Dec 19, 2025Updated 2 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- ☆12Nov 20, 2025Updated 3 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆82Nov 10, 2025Updated 3 months ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆20Dec 5, 2023Updated 2 years ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆49Updated this week
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Apr 22, 2024Updated last year
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆27Nov 30, 2023Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Feb 13, 2026Updated 3 weeks ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆44Jan 18, 2024Updated 2 years ago
- LTZVisor: a Lightweight TrustZone-assisted Hypervisor☆83Apr 29, 2018Updated 7 years ago
- Multi-Tenant Device Access☆41Feb 3, 2026Updated last month
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- ☆14Aug 4, 2021Updated 4 years ago
- Code repository for experiments in SpecROP paper☆13Sep 3, 2021Updated 4 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆20Sep 10, 2025Updated 5 months ago
- C Code Source Metrics - tool to gather simple metrics from C code☆41Mar 29, 2024Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- Microarchitectural exploitation and other hardware attacks.☆96Mar 25, 2024Updated last year
- ☆20Updated this week
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Feb 27, 2026Updated last week
- ☆12Apr 25, 2025Updated 10 months ago
- Xen hypercall and interfaces in Rust☆16Jan 14, 2025Updated last year
- WriteUps for CTF☆10Nov 13, 2024Updated last year
- A TUI signal waveform viewer.☆23Mar 27, 2025Updated 11 months ago
- An experimental modular OS written in Rust.☆12Jul 19, 2024Updated last year
- A Rust-based Unikernel Enhancing Reliability and Efficiency of Embedded Systems.☆11Jun 28, 2024Updated last year
- Lab Mouse Security research pertaining to RISC-V☆11May 13, 2017Updated 8 years ago
- ☆12Apr 1, 2025Updated 11 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- hvisor tool for root linux, includes CLI, Virtio daemon and hvisor kernel module☆14Feb 13, 2026Updated 3 weeks ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- The Rumprun unikernel and toolchain for various platforms☆11Jul 2, 2024Updated last year