ESCristiano / BUStedLinks
BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
☆11Updated last year
Alternatives and similar repositories for BUSted
Users that are interested in BUSted are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆23Updated 4 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 8 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- RISC-V Security HC admin repo☆18Updated 7 months ago
- ☆64Updated 3 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆16Updated 4 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated last month
- RISC-V Security Model☆31Updated last month
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated this week
- ☆25Updated 2 years ago
- ☆16Updated 8 months ago
- Security Test Benchmark for Computer Architectures☆21Updated 6 months ago
- ☆22Updated 2 years ago
- ☆87Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆54Updated 6 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆112Updated 2 years ago
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆16Updated 2 months ago
- ☆18Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last month