Alternatives and similar repositories for BUSted

Users that are interested in BUSted are comparing it to the libraries listed below

• crosscon / CROSSCON-Hypervisor
  CROSSCON-Hypervisor, a Lightweight Hypervisor
  ☆18Updated last month
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 5 months ago
• zero-day-labs / cheri-cva6
  ☆23Updated 4 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 8 months ago
• zero-day-labs / riscv-iommu-demo
  RISC-V IOMMU Demo (Linux & Bao)
  ☆23Updated last year
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• riscv-boom / boom-attacks
  Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)
  ☆65Updated 5 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 8 months ago
• alfa-project / alfa-framework
  This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.
  ☆16Updated 2 months ago
• antmicro / rowhammer-tester
  ☆64Updated 4 months ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• Compass-All / Raft
  Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
  ☆11Updated last year
• CTSRD-CHERI / Test-Suite-Transient-Execution
  Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly
  ☆17Updated 4 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated this week
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆32Updated this week
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆57Updated 2 weeks ago
• zero-day-labs / riscv-iopmp
  IOPMP IP
  ☆19Updated 2 months ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆60Updated 4 months ago
• vusec / tlbdr
  ☆18Updated 3 years ago
• riscv-admin / uarch-side-channels
  ☆16Updated 9 months ago
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated 3 weeks ago
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆11Updated 6 years ago
• nbdd0121 / TLBSim
  Fast TLB simulator for RISC-V systems
  ☆14Updated 6 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆110Updated this week
• comsec-group / encarsia
  ☆21Updated 5 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆122Updated 3 months ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• socsecresearch / SoC_Vulnerability_Benchmarks
  ☆10Updated 4 months ago