ESCristiano / BUStedLinks
BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
☆11Updated last year
Alternatives and similar repositories for BUSted
Users that are interested in BUSted are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 7 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- ☆23Updated 3 months ago
- RISC-V IOMMU Demo (Linux & Bao)☆22Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- RISC-V Security HC admin repo☆18Updated 6 months ago
- ☆63Updated 2 months ago
- ☆25Updated 2 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆58Updated last week
- RISC-V Security Model☆30Updated last week
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆10Updated 5 years ago
- This is the main repository of the ALFA framework project! Jump here to start developping with ALFA.☆16Updated last month
- ☆18Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆55Updated 3 weeks ago
- ☆22Updated 2 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- Side-channel analysis setup for OpenTitan☆35Updated 2 weeks ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆35Updated 5 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆131Updated 11 months ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆53Updated 5 years ago
- ☆110Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆34Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 5 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 6 years ago
- HW Design Collateral for Caliptra RoT IP☆103Updated this week
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago