A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform Machine Learning models i.e. MLP Neural Networks on an FPGA using C, C++, Hardware Description Languages (HDL), High Level Synthesis (HLS) and Verilog.
☆18May 4, 2023Updated 2 years ago
Alternatives and similar repositories for Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA
Users that are interested in Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆10Nov 16, 2024Updated last year
- Memory Compiler Tutorial☆13Aug 2, 2022Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated 11 months ago
- ☆15Oct 7, 2021Updated 4 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆24Dec 29, 2023Updated 2 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 3 months ago
- Ring Oscillator Physically Unclonable Funtion☆26Sep 9, 2021Updated 4 years ago
- [NeurIPS 2024] Advancing Training Efficiency of Deep Spiking Neural Networks through Rate-based Backpropagation☆19Jan 16, 2025Updated last year
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆10Dec 30, 2022Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- A Python module to interact with an Intel JTAG UART☆18May 8, 2021Updated 4 years ago
- Software to look for interrelationships between constants and find formulas for number sequences☆19Mar 5, 2026Updated 2 weeks ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Hardware-backed biometric authentication for Flutter. Create cryptographic signatures using device biometrics with keys stored in Secure …☆15Mar 4, 2026Updated 2 weeks ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 6 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- Arduino library for interfacing with 23K256 and 23LC1024 SRAM chips from Arduino☆17Nov 29, 2013Updated 12 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆107Jan 17, 2026Updated 2 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- An automated HDC platform☆11Updated this week
- Hardware accelerator for convolutional neural networks☆67Aug 9, 2022Updated 3 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆14Updated this week