AnuragSChatterjee / Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA
A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform Machine Learning models i.e. MLP Neural Networks on an FPGA using C, C++, Hardware Description Languages (HDL), High Level Synthesis (HLS) and Verilog.
☆11Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA
- ☆16Updated 7 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- ☆26Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- ☆19Updated 10 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆127Updated 5 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆49Updated 2 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆21Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆32Updated 4 months ago
- ☆60Updated 5 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆21Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- AXI总线连接器☆91Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆10Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆11Updated 6 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago