AnuragSChatterjee / Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGALinks
A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform Machine Learning models i.e. MLP Neural Networks on an FPGA using C, C++, Hardware Description Languages (HDL), High Level Synthesis (HLS) and Verilog.
☆18Updated 2 years ago
Alternatives and similar repositories for Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA
Users that are interested in Multilayer-Perception-MLP-Neural-Network-Implementation-In-FPGA are comparing it to the libraries listed below
Sorting:
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆40Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆27Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 9 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆174Updated last year
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆26Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆123Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆236Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- ☆40Updated 6 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- ☆19Updated 2 months ago
- IC implementation of TPU☆143Updated 6 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated 2 years ago