der-mur / book1-zynq-introLinks
Resources for my first book
☆18Updated 2 years ago
Alternatives and similar repositories for book1-zynq-intro
Users that are interested in book1-zynq-intro are comparing it to the libraries listed below
Sorting:
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆172Updated 4 months ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆196Updated last month
- This repo provide an index of VLSI content creators and their materials☆161Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆65Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆192Updated last week
- Curriculum for a university course to teach chip design using open source EDA tools☆124Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆302Updated last month
- ☆45Updated last year
- Verilog digital signal processing components☆161Updated 3 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆125Updated 10 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆126Updated 3 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆115Updated 2 months ago
- ☆364Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆158Updated 4 years ago
- SystemVerilog Tutorial☆185Updated 2 weeks ago
- https://caravel-user-project.readthedocs.io☆224Updated 9 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- ☆170Updated 3 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…