der-mur / book1-zynq-introLinks
Resources for my first book
☆18Updated 2 years ago
Alternatives and similar repositories for book1-zynq-intro
Users that are interested in book1-zynq-intro are comparing it to the libraries listed below
Sorting:
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- A Python package to use FPGA development tools programmatically.☆138Updated 5 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆178Updated 2 weeks ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆188Updated 3 months ago
- Verilog digital signal processing components☆153Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆164Updated 3 weeks ago
- ☆164Updated 2 years ago
- A hardware component library developed with ROHD.☆103Updated this week
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆97Updated last year
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- ☆84Updated 7 months ago
- ☆45Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆265Updated 3 months ago
- ☆99Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 3 months ago
- Control and Status Register map generator for HDL projects☆125Updated 3 months ago
- Control and status register code generator toolchain☆143Updated last week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆64Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆136Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- ☆83Updated 2 years ago
- An inhouse RISC-V 32-bits CPU☆16Updated 2 months ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆141Updated this week
- ☆100Updated 2 weeks ago