imshaaz21 / Spiking-Neural-Network-on-FPGA
CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
☆11Updated last year
Alternatives and similar repositories for Spiking-Neural-Network-on-FPGA:
Users that are interested in Spiking-Neural-Network-on-FPGA are comparing it to the libraries listed below
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆11Updated 9 months ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆10Updated 2 years ago
- ☆32Updated last year
- FPGA Design of a Spiking Neural Network.☆35Updated 8 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆49Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆53Updated 3 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆39Updated 10 months ago
- ☆17Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆19Updated last year
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆12Updated last year
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆12Updated 2 months ago
- ☆44Updated last year
- Quantization-aware training with spiking neural networks☆38Updated 2 years ago
- ☆24Updated 2 years ago
- ☆9Updated 5 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆24Updated 5 years ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆27Updated last year
- ☆14Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- ☆17Updated 2 years ago
- ☆15Updated last year
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆26Updated 4 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆14Updated 5 years ago