imshaaz21 / Spiking-Neural-Network-on-FPGA
CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
☆12Updated last year
Alternatives and similar repositories for Spiking-Neural-Network-on-FPGA:
Users that are interested in Spiking-Neural-Network-on-FPGA are comparing it to the libraries listed below
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆36Updated 9 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆12Updated 10 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆10Updated 3 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆42Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆35Updated 5 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- ☆31Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- ☆17Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ☆24Updated 2 years ago
- ☆18Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆82Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- Spiking Neural Network RTL Implementation☆52Updated 3 years ago
- ☆15Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆54Updated last year
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆13Updated 3 months ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆27Updated 5 months ago
- A simple from scratch implementation of a Spiking-Neural-Network with STDP in Python which is beeing trained on MNIST.☆32Updated 6 months ago
- codes of the paper Rate Gradient Approximation Attack Threats Deep Spiking Neural Networks (CVPR 2023)☆14Updated 6 months ago
- ☆18Updated 3 years ago