imshaaz21 / Spiking-Neural-Network-on-FPGALinks
CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
☆22Updated last year
Alternatives and similar repositories for Spiking-Neural-Network-on-FPGA
Users that are interested in Spiking-Neural-Network-on-FPGA are comparing it to the libraries listed below
Sorting:
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆54Updated last year
- ☆26Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆15Updated last year
- SNN on FPGA☆11Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- ☆19Updated 4 years ago
- Spiking Neural Network RTL Implementation☆59Updated 4 years ago
- Quantization-aware training with spiking neural networks☆47Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆24Updated 2 years ago
- ☆17Updated 4 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆179Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- ☆38Updated last year
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Updated 3 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆78Updated 2 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 7 months ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- ☆48Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago