imshaaz21 / Spiking-Neural-Network-on-FPGALinks
CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
☆17Updated last year
Alternatives and similar repositories for Spiking-Neural-Network-on-FPGA
Users that are interested in Spiking-Neural-Network-on-FPGA are comparing it to the libraries listed below
Sorting:
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- FPGA Design of a Spiking Neural Network.☆40Updated last year
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆50Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆14Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- ☆19Updated 4 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆36Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆10Updated 3 years ago
- ☆35Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆23Updated last year
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- Quantization-aware training with spiking neural networks☆43Updated 3 years ago
- ☆25Updated 3 years ago
- ☆17Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆69Updated 2 weeks ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- ☆17Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- ☆47Updated last year
- ☆22Updated 4 months ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year