imshaaz21 / Spiking-Neural-Network-on-FPGALinks
CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
☆22Updated last year
Alternatives and similar repositories for Spiking-Neural-Network-on-FPGA
Users that are interested in Spiking-Neural-Network-on-FPGA are comparing it to the libraries listed below
Sorting:
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆45Updated last year
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆61Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- SNN on FPGA☆11Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- Quantization-aware training with spiking neural networks☆51Updated 3 years ago
- Spiking Neural Network RTL Implementation☆63Updated 4 years ago
- ☆20Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- ☆29Updated 3 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆197Updated 2 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆96Updated this week
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- Original DVS128 Gesture Dataset in PyTorch☆13Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆17Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated 10 months ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆27Updated 6 years ago
- ☆17Updated 4 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Updated 3 years ago
- ☆53Updated last year
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Updated 6 years ago