vickiegpt / computer-architecture-revisit-a-quantitative-approachView external linksLinks
This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine grained scheduling, map back to compiler, cross platform live migration and won't talk anything David Patterson's own work like RVV, TPU and deprecated X86
☆29Dec 24, 2025Updated last month
Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach
Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below
Sorting:
- A repo to store what M1 explainer does and ~Armv9~ Armv8.6 ISA on A16☆19Sep 28, 2024Updated last year
- A sample kernel module showing the memory reordering.☆11May 30, 2020Updated 5 years ago
- Coq集合模型论☆11Aug 18, 2022Updated 3 years ago
- Code for ISSTA'21 paper 'Attack as Defense: Characterizing Adversarial Examples using Robustness'.☆12Sep 4, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last week
- ChocoPy LLVM Repo☆79Dec 9, 2022Updated 3 years ago
- ☆11Dec 4, 2023Updated 2 years ago
- STREAMer: Benchmarking remote volatile and non-volatile memory bandwidth☆17Aug 21, 2023Updated 2 years ago
- ☆20Jun 12, 2024Updated last year
- MLIR dialect for libgccjit☆22Dec 3, 2024Updated last year
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Dec 5, 2024Updated last year
- A Progam-Behavior-Guided Far Memory System☆35Oct 26, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- ioring wrapper for windows-rs☆24Oct 2, 2022Updated 3 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆65Jan 27, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- PTX on XPUs☆123Jan 24, 2026Updated 3 weeks ago
- ☆32Jul 28, 2025Updated 6 months ago
- A enumerator for MLIR, relying on the information given by IRDL.☆23Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- A collection of PLT researching☆29Feb 21, 2025Updated 11 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- CrossFS: A Cross-layered Direct-Access File System☆27Sep 5, 2022Updated 3 years ago
- Header-only C++20 wrapper for MPI 4.0.☆47Jan 29, 2026Updated 2 weeks ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Feb 21, 2024Updated last year
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- Low level access to T-Head Xuantie RISC-V processors☆34Updated this week
- Heterogeneous Containerization of Agents☆109Jul 29, 2025Updated 6 months ago
- ☆30Oct 22, 2020Updated 5 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- ☆36Mar 28, 2023Updated 2 years ago
- Vector search with bounded performance.☆36Jan 26, 2024Updated 2 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- Lock-free allocator as described by Maged M. Michael, 2004☆48Sep 13, 2013Updated 12 years ago
- A simple operating system 一个基于x86的操作系统☆34Nov 26, 2023Updated 2 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- OZZ: Identifying Kernel Out-of-Order Concurrency Bugs with In-Vivo Memory Access Reordering☆50Sep 2, 2024Updated last year
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago