Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach

Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below

• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated last year
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆31Updated last year
• XpuOS / xsched
  A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs
  ☆139Updated last month
• Chocopy-LLVM / chocopy-llvm
  ChocoPy LLVM Repo
  ☆77Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆146Updated 4 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆30Updated last year
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆22Updated 3 years ago
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆53Updated 2 years ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆56Updated last week
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆76Updated last month
• WukLab / Mira
  A Progam-Behavior-Guided Far Memory System
  ☆35Updated 2 years ago
• sysartifacts / sysartifacts.github.io
  Website for Artifact Evaluation at EuroSys, SOSP, OSDI, ATC
  ☆49Updated this week
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆39Updated 4 months ago
• miaochenlu / Gem5_tutorials
  ☆22Updated last month
• code-nowww / 2020-USTC-Compiler-Lab-MLIR
  Here is a final lab of Compiler in USTC, focusing on MLIR
  ☆19Updated 4 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• jiangyy / mosaic
  The MOSAIC Operating Systems Model and Checker
  ☆203Updated 2 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 2 years ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆63Updated 10 months ago
• Kuberboat / Kuberboat
  A system which deploys and manages containerized applications. Course project of SJTU SE3356, 2022.
  ☆16Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆44Updated 2 years ago
• pentium3 / sys_reading
  system paper reading notes
  ☆247Updated 2 months ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 3 years ago
• getianao / ngAP
  ngAP's artifact for ASPLOS'24
  ☆24Updated 4 months ago
• ut-datasys / tigon
  Tigon: A Distributed Database for a CXL Pod [OSDI '25]
  ☆38Updated last week
• cslab-ntua / contiguity-isca2020
  Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"
  ☆20Updated 5 years ago
• uclasystem / DRust
  ☆50Updated last year