Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach

Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below

• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆92Updated last year
• Chocopy-LLVM / chocopy-llvm
  ChocoPy LLVM Repo
  ☆76Updated 2 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆35Updated 3 years ago
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆25Updated 10 months ago
• XpuOS / xsched
  A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs
  ☆101Updated 3 weeks ago
• jiangyy / mosaic
  The MOSAIC Operating Systems Model and Checker
  ☆198Updated 2 years ago
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆70Updated 4 months ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆140Updated 4 years ago
• code-nowww / 2020-USTC-Compiler-Lab-MLIR
  Here is a final lab of Compiler in USTC, focusing on MLIR
  ☆19Updated 4 years ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆20Updated 3 years ago
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆51Updated last year
• were / bfsh
  Being a full-stack hacker, RISCV, LLVM, and more.
  ☆18Updated 3 years ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆61Updated 7 months ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆48Updated 3 weeks ago
• cry-daniel / Computer-Architecture-Learning
  ☆64Updated 2 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆42Updated 2 years ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆37Updated 2 months ago
• miaochenlu / Gem5_tutorials
  ☆20Updated 3 months ago
• decaf-lang / minidecaf-tests
  The MiniDecaf test cases.
  ☆18Updated 3 months ago
• SlugLab / CXLMemSim
  CXLMemSim: A pure software simulated CXL.mem for performance characterization
  ☆166Updated this week
• pku-minic / compiler-dev
  Compiler development environment.
  ☆19Updated 9 months ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆28Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆61Updated 2 years ago
• arcsysu / SYsU-lang
  A mini, simple and modular compiler for SYsU/SysY(tiny C). Based on Clang/LLVM/ANTLR4/Bison/Flex.
  ☆217Updated 9 months ago
• pentium3 / sys_reading
  system paper reading notes
  ☆246Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆204Updated 5 years ago
• WukLab / Mira
  A Progam-Behavior-Guided Far Memory System
  ☆35Updated last year
• getianao / ngAP
  ngAP's artifact for ASPLOS'24
  ☆24Updated last month
• sunshaoce / rvcc-course
  ☆89Updated last year