Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach

Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below

• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• Chocopy-LLVM / chocopy-llvm
  ChocoPy LLVM Repo
  ☆79Updated 3 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• alexshuang / write-your-own-ai-compiler
  《自己动手写AI编译器》
  ☆32Updated last year
• XpuOS / xsched
  A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs
  ☆153Updated last week
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆80Updated 3 months ago
• Nelson-Cheung / yatsenos-riscv
  Rebuild YatSenOS On RISC-V 64.
  ☆22Updated 4 years ago
• Synthesys-Lab / assassyn
  Asynchronous semantics for architectural simulation and synthesis.
  ☆65Updated 2 weeks ago
• miaochenlu / Gem5_tutorials
  ☆22Updated 2 months ago
• TrivialCompiler / TrivialCompiler
  A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.
  ☆146Updated 4 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆39Updated 6 months ago
• SYSU-SCC / yatcpu-docs
  Documentation for YatCPU
  ☆54Updated 2 years ago
• arcsysu / SYSU-ARCH
  SYSU-ARCH is a LAB that focuses on the use and extending of simulators.
  ☆12Updated 3 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 3 years ago
• getianao / ngAP
  ngAP's artifact for ASPLOS'24
  ☆25Updated 5 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆45Updated 2 years ago
• comparch-security / FlexiCAS
  A Flexible Cache Architectural Simulator
  ☆16Updated 4 months ago
• jiangyy / mosaic
  The MOSAIC Operating Systems Model and Checker
  ☆205Updated 2 years ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆31Updated last year
• KuangjuX / Paper-reading
  My Paper Reading Lists and Notes.
  ☆21Updated last month
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆13Updated 2 years ago
• kobayashi-compiler / kobayashi-compiler
  An optimizing compiler targeting armv7 and risc-v32
  ☆63Updated 11 months ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆74Updated this week
• MeshInfra / WaferLLM
  WaferLLM: Large Language Model Inference at Wafer Scale
  ☆83Updated 2 weeks ago
• code-nowww / 2020-USTC-Compiler-Lab-MLIR
  Here is a final lab of Compiler in USTC, focusing on MLIR
  ☆20Updated 4 years ago
• hrpccs / 2022-fall-yatcpu-repo
  ☆24Updated 2 years ago
• WukLab / Mira
  A Progam-Behavior-Guided Far Memory System
  ☆35Updated 2 years ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆62Updated 2 years ago
• upc-arco / modern-gpu-simulator-micro-2025
  Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"
  ☆57Updated 3 months ago