vickiegpt / computer-architecture-revisit-a-quantitative-approachLinks
This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine grained scheduling, map back to compiler, cross platform live migration and won't talk anything David Patterson's own work like RVV, TPU and deprecated X86
☆25Updated last year
Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach
Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below
Sorting:
- Yet another toy CPU.☆91Updated last year
- 《自己动手写AI编译器》☆23Updated 9 months ago
- ChocoPy LLVM Repo☆76Updated 2 years ago
- A preemptive scheduling framework for diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs☆74Updated this week
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆139Updated 3 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- Rebuild YatSenOS On RISC-V 64.☆20Updated 3 years ago
- 由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆37Updated 3 weeks ago
- Asynchronous semantics for architectural simulation and synthesis.☆40Updated 2 weeks ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆69Updated 2 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆60Updated 2 years ago
- ngAP's artifact for ASPLOS'24☆24Updated this week
- ☆20Updated 2 months ago
- ☆63Updated 2 years ago
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆28Updated last year
- The MOSAIC Operating Systems Model and Checker☆194Updated 2 years ago
- An optimizing compiler targeting armv7 and risc-v32☆61Updated 6 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- Here is a final lab of Compiler in USTC, focusing on MLIR☆18Updated 4 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- My Paper Reading Lists and Notes.☆20Updated 6 months ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Updated 5 years ago
- WaferLLM: Large Language Model Inference at Wafer Scale☆30Updated 3 weeks ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆164Updated this week
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆25Updated 2 months ago
- A Progam-Behavior-Guided Far Memory System☆35Updated last year
- Documentation for YatCPU☆51Updated last year
- Some CS notes during Jiawei's undergrad.☆31Updated 3 years ago