vickiegpt / computer-architecture-revisit-a-quantitative-approachLinks
This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine grained scheduling, map back to compiler, cross platform live migration and won't talk anything David Patterson's own work like RVV, TPU and deprecated X86
☆27Updated last year
Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach
Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below
Sorting:
- 《自己动手写AI编译器》☆31Updated last year
- Yet another toy CPU.☆93Updated 2 years ago
- ChocoPy LLVM Repo☆77Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Updated 4 years ago
- A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs☆143Updated 3 weeks ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆146Updated 4 years ago
- Asynchronous semantics for architectural simulation and synthesis.☆60Updated last week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- Here is a final lab of Compiler in USTC, focusing on MLIR☆20Updated 4 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆78Updated 2 months ago
- A Progam-Behavior-Guided Far Memory System☆35Updated 2 years ago
- Rebuild YatSenOS On RISC-V 64.☆22Updated 3 years ago
- ☆22Updated last month
- 由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆39Updated 5 months ago
- ☆65Updated 3 years ago
- MIT6.175 & MIT6.375 Study Notes☆45Updated 2 years ago
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆31Updated last year
- Documentation for YatCPU☆53Updated 2 years ago
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆62Updated 2 years ago
- BOOM's Simulation Accelerator.☆13Updated 4 years ago
- The MOSAIC Operating Systems Model and Checker☆204Updated 2 years ago
- system paper reading notes☆246Updated 3 months ago
- 我的一生一芯项目☆16Updated 4 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆206Updated 5 years ago
- STREAMer: Benchmarking remote volatile and non-volatile memory bandwidth☆18Updated 2 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Updated 6 years ago
- My Paper Reading Lists and Notes.☆21Updated 3 weeks ago
- 基于FPGA实现用户态中断硬件机制与优化操作系统内核☆10Updated 8 months ago
- An optimizing compiler targeting armv7 and risc-v32☆63Updated 10 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 3 years ago