vickiegpt / computer-architecture-revisit-a-quantitative-approachLinks
This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine grained scheduling, map back to compiler, cross platform live migration and won't talk anything David Patterson's own work like RVV, TPU and deprecated X86
☆25Updated last year
Alternatives and similar repositories for computer-architecture-revisit-a-quantitative-approach
Users that are interested in computer-architecture-revisit-a-quantitative-approach are comparing it to the libraries listed below
Sorting:
- Yet another toy CPU.☆91Updated last year
- 《自己动手写AI编译器》☆23Updated 8 months ago
- ChocoPy LLVM Repo☆76Updated 2 years ago
- A preemptive scheduling framework for diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs☆34Updated last week
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- Being a full-stack hacker, RISCV, LLVM, and more.☆18Updated 3 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆138Updated 3 years ago
- ☆20Updated last month
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆68Updated 2 months ago
- Rebuild YatSenOS On RISC-V 64.☆20Updated 3 years ago
- The MOSAIC Operating Systems Model and Checker☆193Updated 2 years ago
- An optimizing compiler targeting armv7 and risc-v32☆61Updated 5 months ago
- Documentation for YatCPU☆51Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆38Updated last week
- MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.☆60Updated 2 years ago
- MIT6.175 & MIT6.375 Study Notes☆41Updated 2 years ago
- 图书《深入理解LLVM代码生成》的配套示例代码☆26Updated 10 months ago
- ngAP's artifact for ASPLOS'24☆24Updated 3 weeks ago
- ☆61Updated 2 years ago
- 由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆37Updated last week
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 5 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆161Updated 3 weeks ago
- A fast compiler for SysY code☆18Updated 2 years ago
- Here is a final lab of Compiler in USTC, focusing on MLIR☆17Updated 4 years ago
- system paper reading notes☆246Updated 3 years ago
- A collection of my undergraduate projects☆90Updated last year
- A Progam-Behavior-Guided Far Memory System☆35Updated last year
- 我的一生一芯项目☆16Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago